công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

EP2C8A bảng dữ liệu(PDF) 39 Page - Altera Corporation

tên linh kiện EP2C8A
Giải thích chi tiết về linh kiện  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ALTERA [Altera Corporation]
Trang chủ  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8A bảng dữ liệu(HTML) 39 Page - Altera Corporation

Back Button EP2C8A Datasheet HTML 35Page - Altera Corporation EP2C8A Datasheet HTML 36Page - Altera Corporation EP2C8A Datasheet HTML 37Page - Altera Corporation EP2C8A Datasheet HTML 38Page - Altera Corporation EP2C8A Datasheet HTML 39Page - Altera Corporation EP2C8A Datasheet HTML 40Page - Altera Corporation EP2C8A Datasheet HTML 41Page - Altera Corporation EP2C8A Datasheet HTML 42Page - Altera Corporation EP2C8A Datasheet HTML 43Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 168 page
background image
Altera Corporation
2–27
February 2007
Cyclone II Device Handbook, Volume 1
Cyclone II Architecture
Figure 2–16 shows a block diagram of the Cyclone II PLL.
Figure 2–16. Cyclone II PLL
Note (1)
Notes to Figure 2–16:
(1)
This input can be single-ended or differential. If you are using a differential I/O standard, then two CLK pins are
used. LVDS input is supported via the secondary function of the dedicated CLK pins. For example, the CLK0 pin’s
secondary function is LVDSCLK1p and the CLK1 pin’s secondary function is LVDSCLK1n. If a differential I/O
standard is assigned to the PLL clock input pin, the corresponding CLK(n) pin is also completely used. The
Figure 2–16 shows the possible clock input connections (CLK0/CLK1) to PLL1.
(2)
This counter output is shared between a dedicated external clock output I/O and the global clock network.
f
For more information on Cyclone II PLLs, see the PLLs in the Cyclone II
Devices chapter in Volume 1 of the Cyclone II Device Handbook.
Embedded
Memory
The Cyclone II embedded memory consists of columns of M4K memory
blocks. The M4K memory blocks include input registers that synchronize
writes and output registers to pipeline designs and improve system
performance. The output registers can be bypassed, but input registers
cannot.
PFD
Loop
Filter
Lock Detect
& Filter
VCO
Charge
Pump
÷c0
÷c1
÷c2
÷m
÷n
Global
Clock
Global
Clock
Global
Clock
To I/O or
general routing
PLL<#>_OUT
Post-Scale
Counters
VCO Phase Selection
Selectable at Each
PLL Output Port
CLK1
CLK3
CLK2 (1)
CLK0 (1)
inclk0
inclk1
up
down
8
8
8
fVCO
fFB
fIN
Reference
Input Clock
fREF = fIN /n
(2)
Manual Clock
Switchover
Select Signal
÷k
(3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com