công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

MPC8306S bảng dữ liệu(PDF) 58 Page - Freescale Semiconductor, Inc

tên linh kiện MPC8306S
Giải thích chi tiết về linh kiện  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8306S bảng dữ liệu(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button MPC8306S Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8306S Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 70 page
background image
MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
58
Freescale Semiconductor
Clocking
NOTE
Core VCO frequency = core frequency
 VCO divider. The VCO divider
(RCWL[COREPLL[0:1]]), must be set properly so that the core VCO
frequency is in the range of 400–800 MHz.
20.4
QUICC Engine PLL Configuration
The QUICC Engine PLL is controlled by the RCWL[CEPMF] and RCWL[CEPDF] parameters. The
following table shows the multiplication factor encodings for the QUICC Engine PLL.
00
0001
1
1.5:1
 2
01
0001
1
1.5:1
 4
10
0001
1
1.5:1
 8
11
0001
1
1.5:1
 8
00
0010
0
2:1
 2
01
0010
0
2:1
 4
10
0010
0
2:1
 8
11
0010
0
2:1
 8
00
0010
1
2.5:1
 2
01
0010
1
2.5:1
 4
10
0010
1
2.5:1
 8
11
0010
1
2.5:1
 8
00
0011
0
3:1
 2
01
0011
0
3:1
 4
10
0011
0
3:1
 8
11
0011
0
3:1
 8
Table 52. QUICC Engine PLL Multiplication Factors
RCWL[CEPMF]
RCWL[CEPDF]
QUICC Engine PLL Multiplication Factor = RCWL[CEPMF]/
(1 + RCWL[CEPDF)
00000–00001
0
Reserved
00010
0
 2
00011
0
 3
00100
0
 4
00101
0
 5
00110
0
 6
Table 51. e300 Core PLL Configuration (continued)
RCWL[COREPLL]
core_clk : csb_clk Ratio
VCO Divider
0-1
2-5
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com