ADRF6850BCPZ-R7 datasheet(22/36 Pages) AD

22 / 36 page

ADRF6850

Rev. 0 | Page 22 of 36

SPI INTERFACE

The ADRF6850 supports the SPI protocol; however, the part

powers up in I2C mode. To select and lock the SPI mode, three

pulses must be sent to the CS pin, as shown in Figure 65. When

the SPI protocol is locked in, it cannot be unlocked while the

device remains powered up. To reset the serial interface, the

part must be powered down and powered up again.

Serial Interface Selection

The CS pin controls selection of the I2C or SPI interface.

Figure 65 shows the selection process that is required to lock

in the SPI mode. To communicate with the part using the SPI

protocol, three pulses must be sent to the CS pin. On the third

rising edge, the part selects and locks the SPI protocol. Consistent

with most SPI standards, the CS pin must be held low during all

SPI communication to the part and held high at all other times.

SPI Serial Interface Functionality

The SPI serial interface of the ADRF6850 consists of the CS,

SDI (SDI/SDA), CLK (CLK/SCL), and SDO pins. CS is used to

select the device when more than one device is connected to the

serial clock and data lines. CLK is used to clock data in and out

of the part. The SDI line is used to write to the registers. The

SDO pin is a dedicated output for the read mode. The part

operates in slave mode and requires an externally applied serial

clock to the CLK pin. The serial interface is designed to allow

the part to be interfaced to systems that provide a serial clock

that is synchronized to the serial data.

Figure 66 shows an example of a write operation to the ADRF6850.

Data is clocked into the registers on the rising edge of CLK using

a 24-bit write command. The first eight bits represent the write

command (0xD4), the next eight bits are the register address, and

the final eight bits are the data to be written to the specific register.

Figure 67 shows an example of a read operation. In this example,

a shortened 16-bit write command is first used to select the appro-

priate register for a read operation, the first eight bits representing

the write command (0xD4) and the final eight bits representing

the specific register. Then the CS line is pulsed low for a second

time to retrieve data from the selected register using a 16-bit

read command, the first eight bits representing the read command

(0xD5) and the final eight bits representing the contents of the

and SPI write operations.

SPI LOCKED ON

THIRD RISING EDGE

SPI FRAMING

EDGE

SPI LOCKED ON

THIRD RISING EDGE

SPI FRAMING

EDGE

(STARTING

HIGH)

(STARTING

LOW)

Figure 65. Selecting the SPI Protocol

ADRF6850BCPZ-R7 bảng dữ liệu(PDF) 22 Page - Analog Devices

ADRF6850BCPZ-R7 bảng dữ liệu(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL