EP3C40 datasheet(83/274 Pages) ALTERA

83 / 274 page

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family

5–23

Phase Shift Implementation

July 2012

Altera Corporation

Cyclone III Device Handbook

Volume 1

Fine resolution phase shifts are implemented by allowing any of the output counters

(C[4..0]) or the M counter to use any of the eight phases of the VCO as the reference

clock. This allows you to adjust the delay time with a fine resolution. Equation 5–1

shows the minimum delay time that you can insert using this method.

For example, if fREF is 100 MHz, N = 1, and M = 8, then fVCO = 800 MHz, and

fine = 156.25 ps. The PLL operating frequency defines this phase shift, a value that

depends on reference clock frequency and counter settings.

Coarse resolution phase shifts are implemented by delaying the start of the counters

for a predetermined number of counter clocks. Equation 5–2 shows the coarse phase

shift.

Equation 5–1. Fine Resolution Phase Shift

Note to Equation 5–1:

(1) fREF is the input reference clock frequency

Equation 5–2. Coarse Resolution Phase Shift

Note to Equation 5–2:

(1) C is the count value set for the counter delay time—the initial setting in the PLL usage section of the compilation

report in the Quartus II software. If the initial value is 1, C – 1 = 0° phase shift.



fine

TVCO

--------------

8fVCO

---------------

8MfREF

-------------------



coarse

C 1

–

fVCO

-------------

C 1

–

N

MfREF

----------------------

EP3C40 bảng dữ liệu(PDF) 83 Page - Altera Corporation

EP3C40 bảng dữ liệu(HTML) 83 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL