công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F100C bảng dữ liệu(PDF) 86 Page - STMicroelectronics

tên linh kiện STM32F100C
Giải thích chi tiết về linh kiện  High-density value line, advanced ARM-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F100C bảng dữ liệu(HTML) 86 Page - STMicroelectronics

Back Button STM32F100C Datasheet HTML 82Page - STMicroelectronics STM32F100C Datasheet HTML 83Page - STMicroelectronics STM32F100C Datasheet HTML 84Page - STMicroelectronics STM32F100C Datasheet HTML 85Page - STMicroelectronics STM32F100C Datasheet HTML 86Page - STMicroelectronics STM32F100C Datasheet HTML 87Page - STMicroelectronics STM32F100C Datasheet HTML 88Page - STMicroelectronics STM32F100C Datasheet HTML 89Page - STMicroelectronics STM32F100C Datasheet HTML 90Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 98 page
background image
Electrical characteristics
STM32F100xC, STM32F100xD, STM32F100xE
86/98
Doc ID 15081 Rev 7
Figure 37.
12-bit buffered /non-buffered DAC
1.
The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.
Offset(1)
Offset error
(difference between measured value
at Code (0x800) and the ideal value =
VREF+/2)
±10
mV
Given for the DAC in 12-bit
configuration
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
±12
LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(1)
Gain error
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLING
(1)
Settling time (full scale: for a 10-bit
input code transition between the
lowest and the highest input codes
when DAC_OUT reaches final value
±1LSB
34
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
Update
rate(1)
Max frequency for a correct
DAC_OUT change when small
variation in the input code (from code i
to i+1LSB)
1MS/s CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
tWAKEUP
(1)
Wakeup time from off state (Setting
the ENx bit in the DAC Control
register)
6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio (to VDDA)
(static DC measurement
–67
–40
dB
No RLOAD, CLOAD = 50 pF
1.
Preliminary values.
2.
Quiescent mode refer to the state of the DAC keeping steady value on the output, so no dynamic consumption is involved.
Table 55.
DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max(1)
Unit
Comments
R LOAD
C LOAD
Buffered/Non-buffered DAC
DACx_OUT
Buffer(1)
12-bit
digital to
analog
converter
ai17157



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com