| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADXL362BCCZ-R2 bảng dữ liệu(PDF) 25 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADXL362BCCZ-R2 bảng dữ liệu(HTML) 25 Page - Analog Devices |
|
25 / 44 page ![]() Data Sheet ADXL362 Rev. B | Page 25 of 44 STATUS REGISTER Address: 0x0B, Reset: 0x40, Name: STATUS This register includes the following bits that describe various conditions of the ADXL362. Table 12. Bit Descriptions for STATUS Bits Bit Name Settings Description Reset Access 7 ERR_USER_REGS SEU Error Detect. 1 indicates one of two conditions: either an SEU event, such as an alpha particle of a power glitch, has disturbed a user register setting or the ADXL362 is not configured. This bit is high upon both startup and soft reset, and resets as soon as any register write commands are performed. 0x0 R 6 AWAKE Indicates whether the accelerometer is in an active (AWAKE = 1) or inactive (AWAKE = 0) state, based on the activity and inactivity functionality. To enable autosleep, activity and inactivity detection must be in linked mode or loop mode (LINK/LOOP bits in the ACT_INACT_CTL register); otherwise, this bit defaults to 1 and should be ignored. 0x1 R 5 INACT Inactivity. 1 indicates that the inactivity detection function has detected an inactivity or a free fall condition. 0x0 R 4 ACT Activity. 1 indicates that the activity detection function has detected an overthreshold condition. 0x0 R 3 FIFO_OVERRUN FIFO Overrun. 1 indicates that the FIFO has overrun or overflowed, such that new data replaces unread data. See the Using FIFO Interrupts section for details. 0x0 R 2 FIFO_WATERMARK FIFO Watermark. 1 indicates that the FIFO contains at least the desired number of samples, as set in the FIFO_SAMPLES register. See the Using FIFO Interrupts section for details. 0x0 R 1 FIFO_READY FIFO Ready. 1 indicates that there is at least one sample available in the FIFO output buffer. See the Using FIFO Interrupts section for details. 0x0 R 0 DATA_READY Data Ready. 1 indicates that a new valid sample is available to be read. This bit clears when a FIFO read is performed. See the Data Ready Interrupt section for more details. 0x0 R |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |