DP83620 datasheet(72/105 Pages) TI

72 / 105 page

DP83620

SNLS339C – JANUARY 2011 – REVISED APRIL 2013

www.ti.com

Table 10-4. Basic Mode Status Register (BMSR), address 0x01 (continued)

Bit

Bit Name

Default

Description

REMOTE FAULT

0, RO/LH

Remote Fault:

1 = Remote Fault condition detected (cleared on read or by reset). Fault criteria: Far End

Fault Indication or notification from Link Partner of Remote Fault.

0 = No remote fault condition detected.

AUTO-NEGOTIATION

1, RO/P

Auto Negotiation Ability:

ABILITY

1 = Device is able to perform Auto-Negotiation.

0 = Device is not able to perform Auto-Negotiation.

LINK STATUS

0, RO/LL

Link Status:

1 = Valid link established (for either 10 or 100 Mb/s operation).

0 = Link not established.

The criteria for link validity is implementation specific. The occurrence of a link failure

condition will causes the Link Status bit to clear. Once cleared, this bit may only be set by

establishing a good link condition and a read via the management interface.

JABBER DETECT

0, RO/LH

Jabber Detect: This bit only has meaning in 10 Mb/s mode.

1 = Jabber condition detected.

0 = No Jabber.

This bit is implemented with a latching function, such that the occurrence of a jabber

condition causes it to set until it is cleared by a read to this register by the management

interface or by a reset.

EXTENDED

1, RO/P

Extended Capability:

CAPABILITY

1 = Extended register capabilities.

0 = Basic register set capabilities only.

The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83620. The Identifier

consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number

and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY

Identifier if desired. The PHY Identifier is intended to support network management.

10.1.3 PHY Identifier Register #1 (PHYIDR1)

Table 10-5. PHY Identifier Register #1 (PHYIDR1), address 0x02

Bit

Bit Name

Default

Description

15:0

OUI_MSB

0010 0000 0000 0000,

OUI Most Significant Bits: Bits 3 to 18 of the OUI (080017h) are stored in bits 15

RO/P

to 0 of this register. The most significant two bits of the OUI are ignored (the IEEE

standard refers to these as bits 1 and 2).

10.1.4 PHY Identifier Register #2 (PHYIDR2)

Table 10-6. PHY Identifier Register #2 (PHYIDR2), address 0x03

Bit

Bit Name

Default

Description

15:10

OUI_LSB

0101 11, RO/P

OUI Least Significant Bits:

Bits 19 to 24 of the OUI (080017h) are mapped from bits 15 to 10 of this register

respectively.

9:4

VNDR_MDL

00 1110, RO/P

Vendor Model Number:

The six bits of vendor model number are mapped from bits 9 to 4 (most significant bit to

bit 9).

3:0

MDL_REV

0001, RO/P

Model Revision Number:

Four bits of the vendor model revision number are mapped from bits 3 to 0 (most

significant bit to bit 3). This field will be incremented for all major device changes.

Submit Documentation Feedback

Product Folder Links: DP83620

DP83620 bảng dữ liệu(PDF) 72 Page - Texas Instruments

DP83620 bảng dữ liệu(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL