| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M68ICS08GR bảng dữ liệu(PDF) 289 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68ICS08GR bảng dữ liệu(HTML) 289 Page - Freescale Semiconductor, Inc |
|
289 / 408 page ![]() System Integration Module (SIM) Exception Control MC68HC908GR8 — Rev 4.0 Technical Data MOTOROLA System Integration Module (SIM) 289 19.6.1.6 Interrupt Status Register 3 Bits 7–2 — Always read 0 I16–I15 — Interrupt Flags 16–15 These flags indicate the presence of an interrupt request from the source shown in Table 19-3. 1 = Interrupt request present 0 = No interrupt request present 19.6.2 Reset All reset sources always have equal and highest priority and cannot be arbitrated. 19.6.3 Break Interrupts The break module can stop normal program flow at a software- programmable break point by asserting its break interrupt output. See Timer Interface Module (TIM). The SIM puts the CPU into the break state by forcing it to the SWI vector location. Refer to the break interrupt subsection of each module to see how each module is affected by the break state. Address: $FE06 Bit 7 654321 Bit 0 Read: 000000 I16 I15 Write: RRRRRRRR Reset: 00000000 R= Reserved Figure 19-14. Interrupt Status Register 3 (INT3) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |