M68ICS08GR datasheet(279/408 Pages) FREESCALE

279 / 408 page

System Integration Module (SIM)

Reset and System Initialization

MC68HC908GR8 — Rev 4.0

Technical Data

MOTOROLA

System Integration Module (SIM)

279

•

The internal reset signal is asserted.

•

The SIM enables CGMOUT.

•

Internal clocks to the CPU and modules are held inactive for 4096

CGMXCLK cycles to allow stabilization of the oscillator.

•

The RST pin is driven low during the oscillator stabilization time.

•

The POR bit of the SIM reset status register (SRSR) is set and all

other bits in the register are cleared.

Figure 19-7. POR Recovery

19.4.2.2 Computer Operating Properly (COP) Reset

An input to the SIM is reserved for the COP reset signal. The overflow of

the COP counter causes an internal reset and sets the COP bit in the

SIM reset status register (SRSR). The SIM actively pulls down the RST

pin for all internal reset sources.

To prevent a COP module timeout, write any value to location $FFFF.

Writing to location $FFFF clears the COP counter and bits 12 through 4

of the SIM counter. The SIM counter output, which occurs at least every

213 – 24 CGMXCLK cycles, drives the COP counter. The COP should be

serviced as soon as possible out of reset to guarantee the maximum

amount of time before the first timeout.

PORRST

OSC1

CGMXCLK

CGMOUT

RST

IAB

4096

CYCLES

$FFFE

$FFFF

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR bảng dữ liệu(PDF) 279 Page - Freescale Semiconductor, Inc

M68ICS08GR bảng dữ liệu(HTML) 279 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL