ADS58C28IRGC datasheet(39/67 Pages) TI

39 / 67 page

1.65

1.70

1.75

1.80

1.85

1.90

1.95

65.5

66.5

67.5

68.5

DRVDD Supply (V)

SNR

SFDR

Input Frequency = 150MHz

0.3

0.6

0.9

1.2

1.5

1.8

2.1

2.4

Differential Clock Amplitude (VPP)

SFDR

SNR

Input Frequency = 40MHz

0.3

0.6

0.9

1.2

1.5

1.8

2.1

2.4

Differential Clock Amplitude (VPP)

SFDR

SNR

Input Frequency = 150MHz

78.5

79.5

80.5

81.5

64.5

65.5

66.5

67.5

Input Clock Duty Cycle (%)

THD

SNR

Input Frequency = 10MHz

ADS58C28

www.ti.com

SBAS509B – JUNE 2010 – REVISED OCTOBER 2010

TYPICAL CHARACTERISTICS (continued)

All graphs are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock. 1.5VPP

differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, High Perf Mode disabled, 0dB gain, DDR

LVDS output interface, and 32k point FFT, unless otherwise noted.

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE

Figure 39.

Figure 40.

PERFORMANCE ACROSS INPUT CLOCK AMPLITUDE

PERFORMANCE ACROSS INPUT CLOCK DUTY CYCLE

Figure 41.

Figure 42.

Submit Documentation Feedback

Product Folder Link(s): ADS58C28

ADS58C28IRGC bảng dữ liệu(PDF) 39 Page - Texas Instruments

ADS58C28IRGC bảng dữ liệu(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL