MCP19111 datasheet(96/222 Pages) MICROCHIP

96 / 222 page

MCP19111

DS22331A-page 96

 2013 Microchip Technology Inc.

15.3.1.3

PIR1 Register

The PIR1 register contains the Peripheral Interrupt

Flag bits, as shown in Register 15-4.

Note 1: Interrupt flag bits are set when an

interrupt condition occurs, regardless of

the state of its corresponding enable bit

or the Global Enable bit, GIE of the

INTCON register. User software should

ensure the appropriate interrupt flag bits

are clear prior to enabling an interrupt.

PIR1 – PERIPHERAL INTERRUPT FLAG REGISTER 1

U-0

R/W-0

U-0

R/W-0

—

ADIF

BCLIF

SSPIF

—

TMR2IF

TMR1IF

bit 7

bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

UNIMPLEMENTED: Read as '0'

bit 6

ADIF: ADC Interrupt Flag bit

= ADC conversion complete

= ADC conversion has not completed or has not been started

bit 5

BCLIF: MSSP Bus Collision Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 4

SSPIF: Synchronous Serial Port (MSSP) Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 3-2

UNIMPLEMENTED: Read as '0'

bit 1

TMR2IF: Timer2 to PR2 Match Interrupt Flag

= Timer2 to PR2 match occurred (must be cleared in software)

= Timer2 to PR2 match did not occur

bit 0

TMR1IF: Timer1 Interrupt Flag

= Timer1 rolled over (must be cleared in software)

= Timer1 has not rolled over

MCP19111 bảng dữ liệu(PDF) 96 Page - Microchip Technology

MCP19111 bảng dữ liệu(HTML) 96 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL