ADC912AFP datasheet(2/16 Pages) AD

2 / 16 page

REV. B

–2–

ADC912A–SPECIFICATIONS (V

DD = +5 V

5%, VSS = –11.4 V to –15.75 V, VREFIN = –5 V, Analog Input O V to

10 V; External fCLK = 1.25 MHz; –40 C to +85 C applies to ADC912A/F unless otherwise noted.)

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

STATIC ACCURACY

Integral Nonlinearity

INL

–1

LSB

Differential Nonlinearity

DNL

–1

LSB

Offset Error

VZSE

VDD = +5 V, VSS = –12 V

–5

LSB

Gain Error

GFSE

VDD = +5 V, VSS = –12 V

–6

LSB

Full-Scale Tempco

TCGFS

ppm/

°C

ANALOG INPUT

Input Voltage Range

VIN

010

Input Current Range

IIN

POWER SUPPLIES

Positive Supply Current

IDD

VDD = +5 V

Negative Supply Current

ISS

VSS = –12 V

Power Consumption

PDISS

VDD = +5 V

2, V

SS = –12 V

Power Supply Rejection Ratio

PSRR+

∆VDD = ±5%, AIN = 10 V

1/2

LSB

PSRR–

∆V

SS =

±5%, A

IN = 10 V

1/2

LSB

DIGITAL INPUTS

Logic Input High Voltage

VINH

CS, RD, HBEN

2.4

Logic Input Low Voltage

VINL

CS, RD, HBEN

0.8

Logic Input Current

IIN

CS, RD, HBEN

±1

µA

Digital Input Capacitance

CIN

Digital Inputs,

CS, RD, HBEN, CLKIN

DIGITAL OUTPUTS

Logic Input High Voltage

VOH

ISOURCE = 0.2 mA

Logic Input Low Voltage

VOL

ISINK = 1.6 mA

0.4

Three-State Output Leakage

IOZ

D11–D0/8

µA

Digital Input Capacitance

COUT

D11–D0/8

815

DYNAMIC PERFORMANCE

Conversion Time

fCLK = 1.25 MHz

Synchronous Clock

10.4

µs

Asynchronous Clock

10.4

11.2

µs

NOTES

1Guaranteed by design.

2Converter inactive;

CS, RD = High, A

IN = 10 V.

3See Synchronizing Start Conversion information in Converter Operation Details. Typicals (typ) are median values measured at 25

°C. See Typical Performance

Characteristics for additional information.

Specifications subject to change without notice.

DGND

DBN

A. HIGH-Z TO V OH (t3)

AND VOL TO VOH (t6)

DGND

DBN

B. HIGH-Z TO VOL (t3)

AND V OH TO VOL (t6)

Figure 3. Load Circuits for Access Time

10pF

DGND

DBN

A. VOH TO HIGH-Z

10pF

DGND

DBN

B. VOL TO HIGH-Z

Figure 4. Load Circuits for Output Float Delay

ADC912AFP bảng dữ liệu(PDF) 2 Page - Analog Devices

ADC912AFP bảng dữ liệu(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL