PXD10 datasheet(30/130 Pages) FREESCALE

30 / 130 page

Pinout and signal descriptions

PXD10 Microcontroller Data Sheet, Rev. 1

Freescale Semiconductor

2.3

Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are floating with the following exceptions:

•

PB[5] (FAB) is pull-down. Without external strong pullup the device starts fetching from flash.

•

RESET pad is driven low. This is released only after PHASE2 reset completion.

•

Main oscillator pads (EXTAL, XTAL) are tristate.

•

Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output.

•

The following pads are pullup:

—PB[6]

—PH[0]

—PH[1]

—PH[3]

—EVTI

2.4

Voltage supply pins

Voltage supply pins are used to provide power to the device. Two dedicated pins are used for 1.2 V

regulator stabilization.

There is a preferred power-up sequence for devices in the PXD10 family. That sequence is described in

the following paragraphs.

Broadly, the supply voltages can be grouped as follows:

•

VREG HV supply (VDDR)

•

Generic I/O supply

—VDDA

—VDDE_A

—VDDE_B

—VDDE_C

—VDDE_E

—VDDMA

—VDDMB

—VDDMC

—VDDPLL

•

LV supply (VDD12)

The preferred order of ramp up is as follows:

1. Generic I/O supply

PXD10 bảng dữ liệu(PDF) 30 Page - Freescale Semiconductor, Inc

PXD10 bảng dữ liệu(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL