WM8352 datasheet(268/336 Pages) WOLFSON

268 / 336 page

WM8352

Production Data

PD, February 2011, Rev 4.4

268

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

REFER TO

GP9_INTMODE

GPIO9 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP9_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP8_INTMODE

GPIO8 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP8_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP7_INTMODE

GPIO7 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP7_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP6_INTMODE

GPIO6 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP6_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP5_INTMODE

GPIO5 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP5_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP4_INTMODE

GPIO4 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP4_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP3_INTMODE

GPIO3 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP3_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP2_INTMODE

GPIO2 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP2_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

GP1_INTMODE

GPIO1 Pin Mode

0 = GPIO interrupt is rising edge triggered, and is

taken after the effect of the GP1_CFG register bit.

1 = GPIO interrupt is both rising and falling edge

triggered.

Reset by state machine.

WM8352 bảng dữ liệu(PDF) 268 Page - Wolfson Microelectronics plc

WM8352 bảng dữ liệu(HTML) 268 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL