| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM8956CGEFL/V bảng dữ liệu(PDF) 44 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8956CGEFL/V bảng dữ liệu(HTML) 44 Page - Wolfson Microelectronics plc |
|
44 / 80 page ![]() WM8956 Production Data w PD, November 2011, Rev 4.1 44 Figure 26 I 2S Justified Audio Interface (assuming n-bit word length) In DSP/PCM mode, the left channel MSB is available on either the 1 st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In device master mode, the LRC output will resemble the frame pulse shown in Figure 27 and Figure 28. In device slave mode, Figure 29 and Figure 30, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse. Figure 27 DSP/PCM Mode Audio Interface (mode A, LRP=0, Master) Figure 28 DSP/PCM Mode Audio Interface (mode B, LRP=1, Master) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |