WM8750CLSEFLSLASHR datasheet(23/65 Pages) WOLFSON

23 / 65 page

Production Data

WM8750L

PD, Rev 4.4, August 2012

The output data format can be programmed by the user to accommodate stereo or monophonic

recording on both inputs. The polarity of the output signal can also be changed under software

control. The software control is shown in Table 10.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R5 (05h)

ADC and DAC

Control

6:5

ADCPOL

[1:0]

00 = Polarity not inverted

01 = L polarity invert

10 = R polarity invert

11 = L and R polarity invert

HPOR

Store dc offset when high-pass

filter disabled

1 = store offset

0 = clear offset

ADCHPD

ADC high-pass filter enable

(Digital)

HPFLREN = 0

1 = Disable high-pass filter on left

and right channels

0 = Enable high-pass filter on left

and right channels

HPFLREN = 1

0 = High-pass enabled on left,

disabled on right

1 = High-pass enabled on right,

disabled on left

R27 (1Bh)

HPFLREN

ADC high-pass filter left or right

enable

0 = High-pass filter enable/disable

on left and right channels

controlled by ADCHPD

1 = High-pass filter enabled on left

or right channel, as selected by

ADCHPD

Table 10 ADC Signal Path Control

HPFLREN

ADCHPD

HIGH PASS MODE

High-pass filter enabled on left and right

channels

High-pass filter disabled on left and right

channels

High-pass filter enabled on left channel,

disabled on right channel

High-pass filter disabled on left channel,

enabled on right channel

Table 11 ADC High Pass Filter Enable Modes

WM8750CLSEFL/R bảng dữ liệu(PDF) 23 Page - Wolfson Microelectronics plc

WM8750CLSEFL/R bảng dữ liệu(HTML) 23 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL