WM8750CLSEFLSLASHR datasheet(52/65 Pages) WOLFSON

52 / 65 page

WM8750L

Production Data

PD, Rev 4.4, August 2012

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

OUT3

OUT3 Output Buffer

0 = Power down

1 = Power up

* The left mixer is enabled when LOUT1=1 or LOUT2=1. The right mixer is enabled when

ROUT1=1 or ROUT2=1.

Table 43 Power Management

STOPPING THE MASTER CLOCK

In order to minimise power consumed in the digital core of the WM8750L, the master clock may be

stopped in Standby and OFF modes. If this cannot be done externally at the clock source, the

DIGENB bit (R25, bit 0) can be set to stop the MCLK signal from propagating into the device core. In

Standby mode, setting DIGENB will typically provide an additional power saving on DCVDD of 20uA.

However, since setting DIGENB has no effect on the power consumption of other system components

external to the WM8750L, it is preferable to disable the master clock at its source wherever possible.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R25 (19h)

Additional Control

(1)

DIGENB

Master clock disable

0: master clock enabled

1: master clock disabled

Table 44 Master Clock Disable

Note: Before DIGENB can be set, the control bits ADCL, ADCR, DACL and DACR must be set to

zero and a waiting time of 1ms must be observed. Any failure to follow this procedure may prevent

DACs and ADCs from re-starting correctly.

SAVING POWER BY REDUCING OVERSAMPLING RATE

The default mode of operation of the ADC and DAC digital filters is in 128x oversampling mode.

Under the control of ADCOSR and DACOSR the oversampling rate may be halved. This will result in

a slight decrease in noise performance but will also reduce the power consumption of the device. In

USB mode ADCOSR must be set to 0, i.e. 128x oversampling.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R24 (18h)

Additional Control

(2)

ADCOSR

ADC oversample rate select

1 = 64x (lowest power)

0 = 128x (best SNR)

DACOSR

DAC oversample rate select

1 = 64x (lowest power)

0 = 128x (best SNR)

Table 45 ADC and DAC Oversampling Rate Selection

ADCOSR set to ‘1’, 64x oversample mode, is not supported in USB mode (USB=1).

WM8750CLSEFL/R bảng dữ liệu(PDF) 52 Page - Wolfson Microelectronics plc

WM8750CLSEFL/R bảng dữ liệu(HTML) 52 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL