công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8533 bảng dữ liệu(PDF) 13 Page - Wolfson Microelectronics plc

tên linh kiện WM8533
Giải thích chi tiết về linh kiện  24-bit 192kHz Stereo DAC with 2Vrms Ground Referenced Line Output
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8533 bảng dữ liệu(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8533 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 41 page
background image
Production Data
WM8533
w
PD, July 2012, Rev 4.0
13
POWER ON RESET
Figure 6 Internal Power on Reset Circuit Schematic
The WM8533 includes an internal Power-On-Reset circuit, as shown in Figure 6, which is used to
reset the DAC digital logic into a default state after power up. The POR circuit is powered by AVDD
and has as its inputs VMID and LINEVDD. It asserts POR low if VMID or LINEVDD are below a
minimum threshold.
Figure 7 Typical Power Timing Requirements
Figure 7 shows a typical power-up sequence where LINEVDD comes up with AVDD. When AVDD
goes above the minimum threshold, Vpora, there is enough voltage for the circuit to guarantee POR is
asserted low and the chip is held in reset. In this condition, all writes to the control interface are
ignored. After VMID rises to Vpord_hi and AVDD rises to Vpora_hi, POR is released high and all registers
are in their default state and writes to the control interface may take place.
On power down, POR is asserted low whenever LINEVDD or AVDD drop below the minimum
threshold Vpora_low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com