CXR702F080 datasheet(8/32 Pages) SONY

8 / 32 page

– 8 –

CXR702F080

Symbol

PN0/SCK0

PN1/SO0

PN2/SI0

PN3/SCS0/

INT8

PN4/SCK1

PN5/SO1

PN6/SI1

PN7/SCS1/

INT9

PO0/SCK2

PO1/SO2

PO2/SI2

PO3/SCS2

CS0, CS1

LWR/LB

UWR/UB

MRD

MWE/WE

MCS0

DACK0

DREQ0

DACK1

DREQ1

MSDIR

MSBS

MSSCLK

MSDIO

MSINS

TEST0

TEST1

TEST2

TDI

I/O

I/O / I/O

I/O / Output

I/O / Input

I/O / Input /

Input

I/O / I/O

I/O / Output

I/O / Input

I/O / Input /

Input

I/O / I/O

I/O / Output

I/O / Input

Output

Output / Output

Output

Output / Output

Output

Input

Output

Input

Output

I/O

Input

Functios

(Port N)

8-bit I/O port.

I/O can be specified in

1-bit units.

Pull-up resistor can be

incorporated through

program in 1-bit units.

(8 pins)

(Port O)

4-bit I/O port.

I/O can be specified in

1-bit units.

Pull-up resistor can be

incorporated through

program in 1-bit units.

(4 pins)

Chip select output for external S bus.

(2 pins)

Read signal output for external S bus.

Write strobe signal output for D0 to

D7.

Write strobe signal output for D8 to

D15.

Read signal output for external M bus.

Write signal output for external M bus.

Chip select output for external M bus.

Transfer request acknowledge signal output from DMA controller (CH0).

Transfer request input to DMA controller (CH0).

Transfer request acknowledge signal output from DMA controller (CH1).

Transfer request input to DMA controller (CH1).

Memory stick interface data I/O direction monitor.

Memory stick interface bus state output.

Memory stick interface clock output.

Memory stick interface data I/O direction monitor.

Memory stick interface card detection.

Test. (Connect to Vss.)

Data input for JTAG boundary scanning test.

Serial clock (CH0) I/O.

Serial data (CH0) output.

Serial data (CH0) input.

Serial chip select (CH0)

External interruption

input.

request input.

Serial clock (CH1) I/O.

Serial data (CH1) output.

Serial data (CH1) input.

Serial chip select (CH1)

External interruption

input.

request input.

Serial clock (CH2) I/O.

Serial data (CH2) output.

Serial data (CH2) input.

Serial chip select (CH2) input.

Strobe signal output indicates

access to D0 to D7.

Strobe signal output indicates

access to D8 to D15.

Write signal output for external S bus.

CXR702F080 bảng dữ liệu(PDF) 8 Page - Sony Corporation

CXR702F080 bảng dữ liệu(HTML) 8 Page - Sony Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL