STA333W datasheet(37/49 Pages) STMICROELECTRONICS

37 / 49 page

STA333W

Doc ID 13365 Rev 2

37/49

6.9

Reserved registers (addr 0x2E, 0x2F, 0x30, 0x31)

These registers are not to be used.

6.10

Postscale registers (addr 0x32, 0x33)

Postscale

The STA333W provides one additional multiplication after the last interpolation stage and

the distortion compensation on each channel, which can be used to limit the maximum

modulation index and therefore the peak current through the power device. The register

values represent an 8-bit signed fractional number. This number is extended to a 24-bit

number, by adding zeros to the right, and then directly multiplied by the data on that

channel. An independent postscale is provided for each channel but all channels can use

channel 1 postscale factor by setting the postscale link bit. By default, all postscale factors

are set to 0x7F (pass-through).

2RO

OCWARN

Overcurrent warning:

0: warning

1: normal operation

3RO

OCFAULT

Overcurrent fault:

0: fault detected

1: normal operation

---

Reserved

UVFAULT

Undervoltage warning:

0: VCCx below lower voltage threshold

1: normal operation

6RO

FAULT

Power bridge fault:

0: fault detected

1: normal operation

PLLUL

PLL lock:

0: locked

1: not locked

Table 45.

Status bits description (continued)

Bit

R/W

RST

Name

Description

C1PS7

C1PS6

C1PS5

C1PS4

C1PS3

C1PS2

C1PS1

C1PS0

011

11111

C2PS7

C2PS6

C2PS5

C2PS4

C2PS3

C2PS2

C2PS1

C2PS0

011

11111

STA333W bảng dữ liệu(PDF) 37 Page - STMicroelectronics

STA333W bảng dữ liệu(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

bảng dữ liệu tải về

Link URL