| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STM8S207MB bảng dữ liệu(PDF) 76 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S207MB bảng dữ liệu(HTML) 76 Page - STMicroelectronics |
|
76 / 103 page ![]() Electrical characteristics STM8S207xx, STM8S208xx 76/103 Doc ID 14733 Rev 12 Figure 34. Typical NRST pull-up resistance vs VDD @ 4 temperatures Figure 35. Typical NRST pull-up current vs VDD @ 4 temperatures The reset network shown in Figure 36 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in Table 41. Otherwise the reset is not taken into account internally. For power consumption sensitive applications, the capacity of the external reset capacitor can be reduced to limit charge/discharge current. If the NRSTsignal is used to reset the external circuitry, care must be taken of the charge/discharge time of the external capacitor to fulfill the external device’s reset timing conditions. The minimum recommended capacity is 10 nF. Figure 36. Recommended reset pin protection 30 35 40 45 50 55 60 2.5 3 3.5 4 4.5 5 5.5 6 -40˚C 25˚C 85˚C 125˚C VDD [V] 0 20 40 60 80 100 120 140 01 234 5 6 V DD [V] -40˚C 25˚C 85˚C 125˚C ai15069 0.1µF External reset circuit STM8 Filter RPU VDD Internal reset NRST (optional) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |