công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DLPC100ZCT bảng dữ liệu(PDF) 4 Page - Texas Instruments

tên linh kiện DLPC100ZCT
Giải thích chi tiết về linh kiện  DLP짰 Digital Controller for the DLP1700 DMD
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC100ZCT bảng dữ liệu(HTML) 4 Page - Texas Instruments

  DLPC100ZCT Datasheet HTML 1Page - Texas Instruments DLPC100ZCT Datasheet HTML 2Page - Texas Instruments DLPC100ZCT Datasheet HTML 3Page - Texas Instruments DLPC100ZCT Datasheet HTML 4Page - Texas Instruments DLPC100ZCT Datasheet HTML 5Page - Texas Instruments DLPC100ZCT Datasheet HTML 6Page - Texas Instruments DLPC100ZCT Datasheet HTML 7Page - Texas Instruments DLPC100ZCT Datasheet HTML 8Page - Texas Instruments DLPC100ZCT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
DLPC100
DLPS019B – DECEMBER 2009 – REVISED DECEMBER 2010
www.ti.com
TERMINAL FUNCTIONS
TERMINAL
I/O
CLOCK
DESCRIPTION
TYPE
SYSTEM
NAME
NO.
CFG_DATA
H2
I1
CFG_DCLK
Data input from DLPR100 device
CFG_DCLK
H1
O1
CFG_DCLK
DLPR100 data clock
CFG_ASDO
Serial data output. This pin sends address and control
C1
O1
CFG_DCLK
information to the DLPR100 during configuration.
MSEL_2
G12
I1
Asynch
Mode selection signals. (Must be tied low for proper operation)
MSEL_1
H12
I1
Asynch
Mode selection signals. (Must be tied high for proper operation)
MSEL_0
H13
I1
Asynch
Mode selection signals. (Must be tied low for proper operation)
CE
J3
I1
Asynch
Configuration chip enable. Active low.
CFG
Configuration control. Configuration will start when a low to high
H5
I1
Asynch
transition is detected at this pin.
NSTATUS
F4
B1
CFG_DCLK
Configuration status pin.
CFG_DONE
Configuration Done status pin. Signal goes high at the end of
H14
B1
CFG_DCLK
configuration.
Board Level Test & Debug
JTAG_TDI
H4
I2
JTAG_TCK
JTAG, serial data in
JTAG_TCK
H3
I3
N/A
JTAG, serial data clock
JTAG_TMS
J5
I2
JTAG_TCK
JTAG, test mode select
JTAG_TDO
J4
O1
JTAG_TCK
JTAG, serial data out
System Interfaces
CLK_IN
E16
I4
N/A
Input oscillator clock (60 MHz)
RESET
L8
I5
Async
Device reset (active low)
PWRGOOD
T3
I5
Async
System power good indicator
P_SCL
R3
B2
N/A
I2C clock
P_SDA
L3
B2
N/A
I2C data
I2C_ADDR_SEL
R9
I4
Async
I2C address selection (low = device address x36)
Reserved
M16
I4
Async
Reserved. Must be tied to GND for DLPC100.
Reserved
G15
I4
Async
Not used. Pin reserved for future use.
Test/Debug Interfaces
SpareIn_B8
B8
SpareIn_B9
B9
SpareIn_E1
E1
SpareIn_E15
E15
SpareIn_E2
E2
I1,4,5
N/A
Reserved. Should be tied to GND to minimize power.
SpareIn_M1
M1
SpareIn_M15
M15
SpareIn_M2
M2
SpareIn_A9
A9
SpareIn_T9
T9
4
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): DLPC100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com