TLC5948APWPR datasheet(33/50 Pages) TI1

33 / 50 page

TLC5948A

www.ti.com

SBVS192 – MARCH 2012

Table 11. LOD Threshold Voltage Truth Table

LODVLT

BIT 124

BIT 123

LED OPEN DETECTION (LOD) THRESHOLD VOLTAGE

VLOD0 (0.3 V, typ)

VLOD1 (0.6 V, typ)

VLOD2 (0.9 V, typ)

VLOD3 (1.2 V, typ)

Table 12. LSD Threshold Voltage Truth Table

LSDVLT

BIT 126

BIT 125

LED SHORT DETECTION (LSD) THRESHOLD VOLTAGE

VLSD0 (0.35 × VCC, typ)

VLSD1 (0.45 × VCC, typ)

VLSD2 (0.55 × VCC, typ)

VLSD3 (0.65 × VCC, typ)

Table 13. LOD and LSD Data Latch Time Truth Table

LATTMG

BIT 128

BIT 127

LOD and LSD DATA LATCH TIMING

17th GSCLK after BLANK bit is changed to '0' or GS counter is reset.(1)

33rd GSCLK after BLANK bit is changed to '0' or GS counter is reset.(1)

65th GSCLK after BLANK bit is changed to '0' or GS counter is reset.(1)

129th GSCLK after BLANK bit is changed to '0' or GS counter is reset.(1)

(1)

When DSPRPT is '1' and IDMRPT is '0', the resulting LOD and LSD data are loaded to the LOD and LSD data latch only once after new

GS data are written into the second GS data latch.

Table 14. IDM Sink Current Truth Table

IDMCUR

BIT 132

BIT 131

INVISIBLE DETECTION MODE (IDM) SINK CURRENT

μA (typ)

1 mA (typ)

Submit Documentation Feedback

Product Folder Link(s): TLC5948A

TLC5948APWPR bảng dữ liệu(PDF) 33 Page - Texas Instruments

TLC5948APWPR bảng dữ liệu(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL