CDCUN1208LP datasheet(13/43 Pages) TI

13 / 43 page

CDCUN1208LP

www.ti.com

SCAS928 – MAY 2012

CLOCK OUTPUT BUFFER ELECTRICAL CHARACTERISTICS (OUTPUT MODE = LVCMOS)

(Continued)

Unless otherwise noted, VDDOx as shown in Table sections, TA = –40°C to 85°C. ERC = Fast. For test configurations, see

Figure 15 and Figure 16.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNITS

1.8V MODE

fout

Output Frequency Range

0.0008

250

MHz

VDDOx = 1.7 V, IOH = –0.1 mA (All ERC Settings)

1.6

VDDOx = 1.7 V, IOH = –1.5 mA (ERC = SLOW)

VDDOx = 1.7 V, IOH = –3 mA (ERC = MED)

1.4

LVCMOS High-level output

VOH

VDDOx = 1.7 V, IOH = –4 mA (ERC = FAST)

voltage

VDDOx = 1.7 V, IOH = –3 mA (ERC = SLOW)

VDDOx = 1.7 V, IOH = –5 mA (ERC = MED)

1.1

VDDOx = 1.7 V, IOH = –8 mA (ERC = FAST)

VDDOx = 1.7 V, IOL = 0.1 mA (All ERC Settings)

0.1

VDDOx = 1.7 V, IOL = 2 mA (ERC = SLOW)

VDDOx = 1.7 V, IOL = 3 mA (ERC = MED)

0.3

LVCMOS Low-level output

VOL

VDDOx = 1.7 V, IOL = 4 mA (ERC = FAST)

voltage

VDDOx = 1.7 V, IOL = 3 mA (ERC = SLOW)

VDDOx = 1.7 V, IOL = 5 mA (ERC = MED)

0.6

VDDOx = 1.7 V, IOL = 8 mA (ERC = FAST)

VDDOx = 1.8 V, VO = 0.5 V; TA = 25°C

–23

LVCMOS High-level output

IOH

current

VDDOx = 1.8 V, VO = 0.9 V; TA = 25°C

–18

VDDOx = 1.8 V, VO = 1.4 V; TA = 25°C

LVCMOS Low-level output

IOL

current

VDDOx = 1.8 V, VO = 0.9 V; TA = 25°C

tPLH, tPHL

Propagation delay

6.8

ERC = Slow, 20% to 80%, fout = 100 MHz, CL = 8 pF

0.5

tSLEW-RATE

Output rise/fall slew rate

ERC = Medium 20% to 80%, fout = 100 MHz, CL = 8 pF

0.8

V/ns

ERC = Fast, 20% to 80%, fout = 250 MHz, CL = 8 pF

2.7

tjitt-add

Additive jitter

fOUT = 100 MHz, 10k-20M integration bandwidth

350

tsk(o)

Output skew(1)

130

odc

Output duty cycle(2),(3)

fOUT = 100 MHz; Pdiv = 1, ERC = MED, FAST

45%

55%

Output enable to stable clock

Pin mode. fout = 100 MHz, device in active mode with

tOE

µs

output

outputs disabled, OE asserted

PD de-asserted to stable clock

Host mode, fout = 100 MHz, device in power down mode,

tPD

µs

output

PD de-asserted

Time from power applied to

Pin mode, fout = 100 MHz, OE asserted, measured from

tPU

stable clock output(4)

time VDD is valid to stable output.

(1)

The tsk(o) specification is only valid for equal loading with identical edge rates and output supply voltages.

(2)

Assumes 50% duty cycle at the input(s)

(3)

odc depends on output rise and fall time (tR/tF).

(4)

Parameter depends significantly on power supply design and supply voltage rise time.

Submit Documentation Feedback

Product Folder Link(s) :CDCUN1208LP

CDCUN1208LP bảng dữ liệu(PDF) 13 Page - Texas Instruments

CDCUN1208LP bảng dữ liệu(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

bảng dữ liệu tải về

Link URL