AD9557SLASHPCBZ datasheet(86/92 Pages) AD

86 / 92 page

AD9557

Data Sheet

Rev. A | Page 86 of 92

Table 109. Digital PLL Lock Detect Tub Levels

Address

Bits

Bit Name

Description

0x0D11

[7:0]

Read-only digital PLL lock detect bathtub level[7:0] (see the DPLL Frequency Lock Detector section).

0x0D12

[7:4]

Reserved.

[3:0]

Phase tub

Read-only digital PLL lock detect bathtub level[11:8] (see the DPLL Frequency Lock Detector section).

0x0D13

[7:0]

Frequency tub

Read-only digital PLL lock detect bathtub level[7:0] (see the DPLL Phase Lock Detector section).

0x0D14

[7:4]

Reserved

Reserved.

[3:0]

Frequency tub

Read-only digital PLL lock detect bathtub level[11:8] (see the DPLL Phase Lock Detector section).

EEPROM CONTROL (REGISTER 0x0E00 TO REGISTER 0x0E3C)

Table 110. EEPROM Control

Address

Bits

Bit Name

Description

[7:1]

Reserved

Reserved.

0x0E00

Write enable

EEPROM write enable/protect.

0 (default) = EEPROM write protected

1 = EEPROM write enabled.

[7:4]

Reserved

Reserved.

0x0E01

[3:0]

Conditional value

When set to a non-zero value, establishes the condition for EEPROM downloads. Default: 0.

[7:1]

Reserved

Reserved.

0x0E02

Save to EEPROM

Uploads data to the EEPROM (see the EEPROM Storage Sequence (Register 0X0E10 to Register

0X0E3C) section).

[7:2]

Reserved

Reserved.

Load from EPROM

Downloads data from the EEPROM.

0x0E03

Reserved

Reserved.

EEPROM STORAGE SEQUENCE (REGISTER 0x0E10 TO REGISTER 0x0E3C)

The default settings of Register 0x0E10 to Register 0x0E3C contain the default EEPROM instruction sequence. The tables in this section

provide descriptions of the register defaults, assuming that the controller has been instructed to carry out an EEPROM storage sequence

in which all of the registers are stored and loaded by the EEPROM.

Table 111. EEPROM Storage Sequence for System Clock Settings

Address

Bits

Bit Name

Description

0x0E10

[7:0]

EEPROM ID

The default value of this register is 0x01, which the controller interprets as a data instruction. Its

decimal value is 1, so this tells the controller to transfer two bytes of data (1 + 1), beginning at the

address specified by the next two bytes. The controller stores 0x01 in the EEPROM and increments

the EEPROM address pointer.

0x0E11

[7:0]

0x0E12

[7:0]

The default value of these two registers is 0x0006. Note that Register 0x0E11 and Register 0x0E12

are the most significant and least significant bytes of the target address, respectively. Because the

previous register contains a data instruction, these two registers define a starting address (in this

case, 0x0006). The controller stores 0x0006 in the EEPROM and increments the EEPROM pointer by 2.

It then transfers two bytes from the register map (beginning at Address 0x0006) to the EEPROM

and increments the EEPROM address pointer by 3 (two data bytes and one checksum byte). The

two bytes transferred correspond to the system clock parameters in the register map.

0x0E13

[7:0]

System clock

The default value of this register is 0x08, which the controller interprets as a data instruction. Its

decimal value is 8, so this tells the controller to transfer nine bytes of data (8 + 1), beginning at the

address specified by the next two bytes. The controller stores 0x08 in the EEPROM and increments

the EEPROM address pointer.

0x0E14

[7:0]

0x0E15

[7:0]

The default value of these two registers is 0x0100. Note that Register 0x0E14 and Register 0x0E15

are the most significant and least significant bytes of the target address, respectively. Because the

previous register contains a data instruction, these two registers define a starting address (in this

case, 0x0100). The controller stores 0x0100 in the EEPROM and increments the EEPROM pointer by 2.

It then transfers nine bytes from the register map (beginning at Address 0x0100) to the EEPROM

and increments the EEPROM address pointer by 10 (nine data bytes and one checksum byte). The

nine bytes transferred correspond to the system clock parameters in the register map.

0x0E16

[7:0]

I/O update

The default value of this register is 0x80, which the controller interprets as an I/O update instruction.

The controller stores 0x80 in the EEPROM and increments the EEPROM address pointer.

AD9557/PCBZ bảng dữ liệu(PDF) 86 Page - Analog Devices

AD9557/PCBZ bảng dữ liệu(HTML) 86 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL