CS5464 datasheet(10/46 Pages) CIRRUS

10 / 46 page

CS5464

DS682F3

DIGITAL CHARACTERISTICS

• Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions.

• Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C.

• VA+ = VD+ = 5V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V.

• DCLK = 4.096 MHz.

Notes: 10. All measurements performed under static conditions.

11. If a crystal is used, XIN frequency must remain between 2.5 MHz - 5.0 MHz. If an external oscillator is

used, XIN frequency range is 2.5 MHz - 20 MHz, but K must be set so that MCLK is between

2.5 MHz - 5.0 MHz.

12. If external MCLK is used, the duty cycle must be between 45% and 55% to maintain this specification.

13. The frequency of CPUCLK is equal to MCLK.

14. The minimum FSCR is limited by the maximum allowed gain register value. The maximum FSCR is

limited by the full-scale signal applied to the input.

15. Configuration register (Config) bits PC[6:0] are set to “0000000”.

16.

The MODE pin is pulled low by an internal resistor.

Parameter

Symbol

Min

Typ

Max

Unit

Master Clock Characteristics

Master Clock Frequency

Internal Gate Oscillator (Note 11)

DCLK

2.5

4.096

MHz

Master Clock Duty Cycle

CPUCLK Duty Cycle

(Note 12 and 13)

Filter Characteristics

Phase Compensation Range

(60 Hz, OWR = 4000 Hz)

-5.4

+5.4

Input Sampling Rate

DCLK = MCLK/K

DCLK/8

Digital Filter Output Word Rate

(Both channels)

OWR

DCLK/1024

High-pass Filter Corner Frequency

-3 dB

-0.5

Full-scale DC Calibration Range (Referred to Input) (Note 14)

FSCR

100

%FS

Channel-to-channel Time-shift Error

(Note 15)

1.0

µs

Input/Output Characteristics

High-level Input Voltage

All Pins Except XIN and SCLK and RESET

XIN

SCLK and RESET

VIH

0.6 VD+

(VD+) – 0.5

0.8

VD+

Low-level Input Voltage (VD = 5 V)

All Pins Except XIN and SCLK and RESET

XIN

SCLK and RESET

VIL

0.8

1.5

0.2

VD+

Low-level Input Voltage (VD = 3.3 V)

All Pins Except XIN and SCLK and RESET

XIN

SCLK and RESET

VIL

0.48

0.3

0.2

VD+

High-level Output Voltage

Iout = +5 mA

VOH

(VD+) - 1.0

Low-level Output Voltage

Iout =-5mA(VD = +5V)

Iout = -2.5 mA (VD = +3.3V)

VOL

0.4

Input Leakage Current

(Note 16)

Iin

-±1

±10

µA

3-state Leakage Current

IOZ

±10

µA

Digital Output Pin Capacitance

Cout

-5

CS5464 bảng dữ liệu(PDF) 10 Page - Cirrus Logic

CS5464 bảng dữ liệu(HTML) 10 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

bảng dữ liệu tải về

Link URL