công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HT16L21 bảng dữ liệu(PDF) 9 Page - Holtek Semiconductor Inc

tên linh kiện HT16L21
Giải thích chi tiết về linh kiện  RAM Mapping 32x4 LCD Driver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  HOLTEK [Holtek Semiconductor Inc]
Trang chủ  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT16L21 bảng dữ liệu(HTML) 9 Page - Holtek Semiconductor Inc

Back Button HT16L21 Datasheet HTML 5Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 6Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 7Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 8Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 9Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 10Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 11Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 12Page - Holtek Semiconductor Inc HT16L21 Datasheet HTML 13Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
Rev. 1.00
9
November 16, 2011
HT16L21
A.C. Characteristics – I2C Interface
Unless otherwise specified, VSS=0V; VDD=1.8V to 5.5V; Ta=-40~85°C
Symbol
Parameter
Condition
VDD=1.8V to 5.5V VDD=3.0V to 5.5V
Unit
Min.
Max.
Min.
Max.
fSCL
Clock Frequency
—
—
100
—
400
kHz
tBUF
Bus Free Time
Time in which the bus
must be free before a new
transmission can start
4.7
—
1.3
—
μs
tHD: STA
Start Condition Hold Time After this period, the first
clock pulse is generated
4
—
0.6
—
μs
tLOW
SCL Low Time
—
4.7
—
1.3
—
μs
tHIGH
SCL High Time
—
4
—
0.6
—
μs
tSU: STA
Start Condition Setup
Time
Only relevant for repeated
START condition
4.7
—
0.6
—
μs
tHD: DAT
Data Hold Time
—
0
—
0
—
ns
tSU: DAT
Data Setup Time
—
250
—
100
—
ns
tR
SDA and SCL Rise Time
Note
—
1
—
0.3
μs
tF
SDA and SCL Fall Time
Note
—
0.3
—
0.3
μs
tSU: STO
Stop Condition Set-Up
Time
—
4
—
0.6
—
μs
tAA
Output Valid from Clock
—
—
3.5
—
0.9
μs
tSP
Input Filter Time Constant
(SDA and SCL pins)
Noise suppression time
—
20
—
20
ns
Note:Theseparametersareperiodicallysampledbutnot100%tested.
A.C. Characteristics – SPI Interface
Unless otherwise specified, VSS=0V; VDD=1.8V to 5.5V; Ta=-40~85°C
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
VDD
Condition
tSYS
Clock Cycle Time
—
For write data
250
—
—
ns
For read data
1000
—
—
ns
tCW
Clock Pulse Width
— For write data
50
—
—
ns
— For read data
400
—
—
ns
tDS
Data Setup Time
— For write data
50
—
—
ns
tDH
Data Hold Time
— For write data
50
—
—
ns
tCSW
“H” CSB Pulse Width
—
—
50
—
—
ns
tCSL
CSB Setup Time
(CSB↓―CLK↑)
—
For write data
50
—
—
ns
For read data
400
—
—
ns
tCSH
CS Hold Time (CLK↑―CSB↑)
—
—
2
—
—
μs
tPD
DATA Output Delay Time
(CLK―DIO)
— CO=15pF
tPD=10% to 90%
—
—
350
ns
tPD=90% to 10%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com