PC33882R2 datasheet(16/31 Pages) FREESCALE

16 / 31 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33882

FUNCTIONAL DESCRIPTION

FUNCTIONAL PIN DESCRIPTION

SO PIN

The Serial Output pin is connected to the SPI Serial Data

Input pin of the control IC or to the SI pin of the next device in

a daisy chain. This output will remain tri-stated unless the

device is selected by a low CS pin or the MODE pin goes low.

The output signal generated will have CMOS logic levels and

the output data will transition on the falling edges of SCLK.

The serial output data provides fault information for each

output and is returned MSB first when the device is

addressed. Fault bit assignments for return data are as

follows: MSB-0 through MSB-7 are output fault bits for OUT7

to OUT0, respectively. In 8-bit SPI mode, under normal

conditions, the SO pin (not daisy chained) returns all 0s,

representing no faults. If a fault is present, a 1 is returned for

the appropriate bit. In 16-bit SPI mode, sending a double

command byte will provide a command verification byte

following the fault status byte returned from the SO pin (non-

daisy chained). With the MODE pin high, the serial output pin

tri-states. If nothing is connected to the SO pin except an

external 10 k

Ω pull-up resistor, data is read as all [1]s by the

control IC.

VDD PIN

This pin is connected to the 5.0 V power supply of the

system. A decoupling capacitor is required from VDD to

ground.

PERFORMANCE FEATURES

NORMAL OPERATION

OUT0 to OUT7 are independent during normal operation.

OUT0 to OUT5 may be driven serially or by their parallel input

pins. OUT6 and OUT7 can only be controlled by their parallel

input pins. Device operation is considered normal only if the

following conditions apply:

•VPWR of 5.5 V to 24 V, and VDD voltage of 4.75 V to 5.25 V.

• Junction temperatures less than 150

°C.

• For each output, drain voltage exceeds the Open Load

OFF Detection Voltage, specified in the specification table,

while the output is OFF. For open load detection, an open

condition existing for less than the Open Load Detection

time, specified in the specification table, is not considered

a fault nor is it reported to the fault status register.

•The MODE pin is held at the logic low level, keeping the

serial channel/parallel input pins in control of the eight

outputs.

SERIAL/PARALLEL INPUT CONTROL

Input control is accomplished by the serial control byte

sent via the SPI port from the control IC or by the parallel

control pins for each channel. For channels 0 to 5 with serial

and parallel control the output state is determined by the OR

of the serial bit and the parallel input pin state. Serial

communication is initiated by a low state on the CS pin and

timed by the SCLK signal. After CS switches low, the IC

initiates eight or 16 clock pulses with the control bits being

available on the SI pin at the rising edge of SCLK.

The bits are transferred in descending bit-significant

order. Any fault or MODE indications on bits returned are logic

[1]s. The last six bits are the command signals to the six

outputs. Upon completion of the serial communication the CS

pin will switch high. This terminates the communication with

the slave device and loads the control bits just received to the

output channels. Upon device power-up, the serial register is

cleared.

In the application for non-daisy chain configurations, the

number of SPI devices available to be driven by the SO pin is

limited to eight devices.

SERIAL STATUS OUTPUT

Serial output information sent on the SPI port is a check on

the fault status of each output channel as well as a check for

MODE

initiation. Serial command verification is also possible.

SO PIN OPERATION

The SO pin provides SPI status, allowing daisy chaining.

The status bits returned to the IC are the fault register bits

with logic [1]s indicating a fault on the designated output or

MODE

if all bits return logic [1] (with a 10 k

Ω pull-up resistor

on the SO pin). A command verification is possible if the SPI

mode is switched to 16 bits. The first byte (8 bits) returned

would be the fault status, while the second byte returned

would be the first byte sent feeding through the 33882 IC.

The second command byte sent would be latched into the

33882 IC. The CS pin switching low indicates the device is

selected for serial communication with the IC. Once CS

switches low, the fault status register cannot receive new

fault information and serial communication begins. As the

control bits are clocked from the IC MSB first, they are

received on rising SCLK edges at the SI pin.

The fault status bits transition on the SO pin on falling

SCLK edges and are sampled on rising SCLK edges at the

input pin of the IC SPI device. When the command bit

transmissions for serial communication are complete, the CS

pin is switched high. This terminates communication with the

device. The SO pin tri-states, the fault status register is

opened to accept new fault information, and the transmitted

command data is loaded to the outputs. At the same time, the

IC can read the status byte it received.

DAISY CHAIN OPERATION (ONLY POSSIBLE WITH

SO PIN)

Daisy chain configurations can be used with the SO pin to

save CS outputs on the IC. Clocking and pin operations are

as defined in the SO Pin Operation paragraph. For daisy

chaining two 8-bit devices, a 16-bit SPI command is sent, the

first command byte for the second daisy chain device and the

second command byte for the first daisy chain device. A

command verification is possible if the SPI mode is switched

PC33882R2 bảng dữ liệu(PDF) 16 Page - Freescale Semiconductor, Inc

PC33882R2 bảng dữ liệu(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL