PIC16F1847 datasheet(96/408 Pages) MICROCHIP

96 / 408 page

PIC16(L)F1847

DS41453B-page 96

Preliminary

 2011 Microchip Technology Inc.

8.5.8

PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as

shown in Register 8-8.

Note 1:

Interrupt flag bits are set when an inter-

rupt condition occurs, regardless of the

state of its corresponding enable bit or

the Global Enable bit, GIE of the INTCON

appropriate interrupt flag bits are clear

prior to enabling an interrupt.

PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

U-0

R/W-0/0

U-0

R/W-0/0

U-0

—

CCP4IF

CCP3IF

TMR6IF

—TMR4IF

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7-6

Unimplemented:

Read as ‘0’

bit 5

CCP4IF:

CCP4 Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 4

CCP3IF:

CCP3 Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 3

TMR6IF:

TMR6 to PR6 Match Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 2

Unimplemented:

Read as ‘0’

bit 1

TMR4IF:

TMR4 to PR4 Match Interrupt Flag bit

= Interrupt is pending

= Interrupt is not pending

bit 0

Unimplemented:

Read as ‘0’

PIC16F1847 bảng dữ liệu(PDF) 96 Page - Microchip Technology

PIC16F1847 bảng dữ liệu(HTML) 96 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL