ICS9LPRS545 datasheet(5/17 Pages) ICSI

5 / 17 page

Integrated

Circuit

Systems, Inc.

ICS9LPRS545

Datasheet

1479A—07/28/09

Absolute Maximum Ratings - DC Parameters

PARAMETER

SYMBOL

CONDITIONS

MIN

MAX

UNITS Notes

Maximum Supply Voltage

VDDxxx

Supply Voltage

4.6

Maximum Supply Voltage

VDDxxx_IO

Low-Voltage Differential I/O Supply

3.8

Maximum Input Voltage

VIH

3.3V Inputs

4.6

4,5,7

Minimum Input Voltage

VIL

Any Input

GND - 0.5

4,7

Storage Temperature

-65

150

°C

4,7

Input ESD protection

ESD prot

Human Body Model

2000

6,7

1Guaranteed by design and characterization, not 100% tested in production.

2 Operation under these conditions is neither implied, nor guaranteed.

3 Maximum input voltage is not to exceed VDD

AC Electrical Characteristics - Low Power Differential Outputs

PARAMETER

SYMBOL

CONDITIONS

MIN

MAX

UNITS NOTES

Rising Edge Slew Rate

tSLR

Averaging on

2.5

V/ns

2, 3

Falling Edge Slew Rate

tFLR

Averaging on

2.5

V/ns

2, 3

Slew Rate Variation

tSLVAR

Averaging on

1, 10

Differential Voltage Swing

VSWING

Averaging off

300

Crossing Point Voltage

VXABS

Averaging off

300

550

1,4,5

Crossing Point Variation

VXABSVAR

Averaging off

140

1,4,9

Maximum Output Voltage

VHIGH

Averaging off

1150

1,7

Minimum Output Voltage

VLOW

Averaging off

-300

1,8

Duty Cycle

DCYC

Averaging on

CPU[1:0] Skew

CPUSKEW10

Differential Measurement

100

CPU[2_ITP:0] Skew

CPUSKEW20

Differential Measurement

150

SRC[10:0] Skew

SRCSKEW

Differential Measurement

3000

1,6,11

1Measurement taken for single ended waveform on a component test board (not in system)

2 Measurement taken from differential waveform on a component test board. (not in system)

3 Slew rate emastured through V_swing voltage range centered about differential zero

4 Vcross is defined at the voltage where Clock = Clock#, measured on a component test board (not in system)

9 The total variation of all Vcross measurements in any particular system. Note this is a subset of V_cross min/mas (V_Cross absolute) allowed. The intent is to limit Vcross

induced modulation by setting C_cross_delta to be smaller than V_Cross absolute

10 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising

meets Clock# falling. The median cross point is used to calculate the voltage

11 For PCIe Gen2 compliant devices, SRC 3, 4, 6, and 7 will have 0 ps nominal skew.

5 Only applies to the differential rising edge (Clock rising, Clock# falling)

6 Total distributed intentional SRC to SRC skew. PCIE Gen2 outputs (SRC3, 4, 6 and 7) will have 0 nominal skew. Maximum allowable interpair skew is 150 ps.

7 The max voltage including overshoot.

8 The min voltage including undershoot.

NOTES on DIF Output AC Specs: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).

Electrical Characteristics - PCICLK/PCICLK_F

PARAMETER

SYMBOL

CONDITIONS

MIN

MAX

UNITS NOTES

Long Accuracy

ppm

see Tperiod min-max values

-100

100

ppm

1,2

33.33MHz output no spread

29.99700

30.00300

33.33MHz output spread

30.08421

30.23459

33.33MHz output no spread

29.49700

30.50300

33.33MHz output nominal/spread

29.56617

30.58421

Output High Voltage

VOH

IOH = -1 mA

2.4

Output Low Voltage

VOL

IOL = 1 mA

0.55

V OH @MIN = 1.0 V

-33

VOH@MAX = 3.135 V

-33

VOL @ MIN = 1.95 V

VOL @ MAX = 0.4 V

Rising Edge Slew Rate

tSLR

Measured from 0.8 to 2.0 V

V/ns

Falling Edge Slew Rate

tFLR

Measured from 2.0 to 0.8 V

V/ns

Pin to Pin Skew

tskew

VT = 1.5 V

250

Intential PCI to PCI delay

tskew

VT = 1.5 V

100

200

Duty Cycle

dt1

VT = 1.5 V

Jitter, Cycle to cycle

tjcyc-cyc

VT = 1.5 V

500

Output Low Current

IOL

Absolute min/max period

Tabs

Output High Current

IOH

Clock period

Tperiod

ICS9LPRS545 bảng dữ liệu(PDF) 5 Page - Integrated Circuit Solution Inc

ICS9LPRS545 bảng dữ liệu(HTML) 5 Page - Integrated Circuit Solution Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

bảng dữ liệu tải về

Link URL