MPC8535E datasheet(23/126 Pages) FREESCALE

23 / 126 page

Overall DC Electrical Characteristics

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

Table 3. Recommended Operating Conditions

Characteristic

Symbol

Recommended Value Unit Notes

Core supply voltage

VDD_CORE

1.0 ± 50 mV

—

Platform supply voltage

VDD_PLAT

1.0 ± 50 mV

—

PLL core supply voltage

AVDD_CORE

1.0 ± 50 mV

PLL other supply voltage

AVDD

1.0 ± 50 mV

Core power supply for SerDes transceivers

SVDD

1.0 ± 50 mV

—

Pad power supply for SerDes transceivers and PCI Express

XVDD

1.0 ± 50 mV

—

DDR SDRAM

Controller I/O supply

voltage

DDR2 SDRAM Interface

GVDD

1.8 V ± 90 mV

DDR3 SDRAM Interface

1.5 V ± 75 mV

Three-speed Ethernet I/O voltage

LVDD

(eTSEC1)

3.3 V ± 165 mV

2.5 V ± 125 mV

TVDD

(eTSEC3)

3.3 V ± 165 mV

2.5 V ± 125 mV

PCI, DUART, system control and power management, I2C, USB, eSDHC,

eSPI and JTAG I/O voltage

OVDD

3.3 V ± 165 mV

Local bus I/O voltage

BVDD

3.3 V ± 165 mV

2.5 V ± 125 mV

1.8 V ± 90 mV

V—

Input voltage

DDR2 and DDR3 SDRAM Interface signals

MVIN

GND to GVDD

DDR2 and DDR3 SDRAM Interface reference

MVREF

GVDD/2 ± 1%

—

Three-speed Ethernet signals

LVIN

TVIN

GND to LVDD

GND to TVDD

Local bus signals

BVIN

GND to BVDD

V—

PCI, Local bus, DUART, SYSCLK, system control

and power management, I2C, and JTAG signals

OVIN

GND to OVDD

Operating

Temperature range

Commercial

TA= 0 (min) to

TJ= 90(max)

°C6

Industrial

standard temperature range

Extended temperature range

TA= 0 (min) to

TJ= 105 (max)

TA= -40 (min) to

TJ= 105 (max)

Notes:

2. This voltage is the input to the filter discussed in Section 3.2.1, “PLL Power Supply Filtering,” and not necessarily the voltage

at the AVDD pin, which may be reduced from VDD by the filter.

3. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

4. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

5. Caution: L/TVIN must not exceed L/TVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during

power-on reset and power-down sequences.

6. Minimum temperature is specified with TA; maximum temperature is specified with TJ.

MPC8535E bảng dữ liệu(PDF) 23 Page - Freescale Semiconductor, Inc

MPC8535E bảng dữ liệu(HTML) 23 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL