MM912F634CV2AP datasheet(7/335 Pages) FREESCALE

7 / 335 page

Pin Assignment

MM912F634 Pin Description

MM912F634

Freescale Semiconductor

VS1

Power Supply Pin 1

This pin is the device power supply pin 1. VS1 is primarily supplying the VDDX

Voltage regulator and the Hall Sensor Supply Regulator (HSUP). VS1 can be

sensed via a voltage divider through the AD converter. Reverse battery protection

diode is required. See Section 4.4, “Power Supply"

VS2

Power Supply Pin 2

This pin is the device power supply pin 2. VS2 supplies the High Side Drivers (HSx).

Reverse battery protection diode required. See Section 4.4, “Power Supply"

HS1

High Side Output 1

This pin is the first High Side output. It is supplied through the VS2 pin. It is designed

to drive small resistive loads with optional PWM. In cyclic sense mode, this output

will activate periodically during low power mode. See Section 4.11, “High Side

Drivers - HS".

HS2

High Side Output 2

This pin is the second High Side output. It is supplied through the VS2 pin. It is

designed to drive small resistive loads with optional PWM. In cyclic sense mode, this

output will activate periodically during low power mode. See Section 4.11, “High

Side Drivers - HS".

HSUP

Hall Sensor Supply Output This pin is designed as an 18 V Regulator to drive Hall Sensor Elements. It is

supplied through the VS1 pin. An external capacitor (CHSUP) is needed. See

Section 4.10, “Hall Sensor Supply Output - HSUP".

LIN

LIN Bus I/O

This pin represents the single-wire bus transmitter and receiver. See Section 4.14,

“LIN Physical Layer Interface - LIN".

LGND

LIN Ground Pin

This pin is the device LIN Ground connection. DGND, LGND, and AGND are

internally connected to PGND via a back to back diode.

PTB0

General Purpose I/O 0

This is the General Purpose I/O pin 0 based on VDDX with the following shared

functions:

• PTB0 - Bidirectional 5.0 V (VDDX) digital port I/O with selectable internal pull-up

resistor.

• AD0 - Analog Input Channel 0, 0…2.5 V (ADC2p5) analog input

• TIM0CH0 - Timer Channel 0 Input/Output

• Rx - Selectable connection to LIN / SCI

See Section 4.17, “General Purpose I/O - PTB[0…2]".

PTB1

General Purpose I/O 1

This is the General Purpose I/O pin 1 based on VDDX with the following shared

functions:

• PTB1 - Bidirectional 5.0 V (VDDX) digital port I/O with selectable internal pull-up

resistor.

• AD1 - Analog Input Channel 1, 0…2.5 V (ADC2p5) analog input

• TIM0CH1 - Timer Channel 1 Input/Output

• Tx - Selectable connection to LIN / SCI

See Section 4.17, “General Purpose I/O - PTB[0…2]".

PTB2

General Purpose I/O 2

This is the General Purpose I/O pin 2 based on VDDX with the following shared

functions:

• PTB2 - Bidirectional 5.0 V (VDDX) digital port I/O with selectable internal pull-up

resistor.

• AD2 - Analog Input Channel 2, 0…2.5 V (ADC2p5) analog input

• TIM0CH2 - Timer Channel 2 Input/Output

• PWM - Selectable connection to PWM Channel 0 or 1

See Section 4.17, “General Purpose I/O - PTB[0…2]".

ADC2p5

ADC Reference Voltage

This pin represents the ADC reference voltage and has to be connected to a filter

capacitor. See Section 4.19, “Analog Digital Converter - ADC"

AGND

Analog Ground Pin

This pin is the device Analog to Digital Converter ground connection. DGND, LGND

and AGND are internally connected to PGND via a back to back diode.

Table 3. MM912F634 Pin Description (continued)

Pin #

Pin Name

Formal Name

Description

MM912F634CV2AP bảng dữ liệu(PDF) 7 Page - Freescale Semiconductor, Inc

MM912F634CV2AP bảng dữ liệu(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL