PSD813F1A datasheet(93/111 Pages) STMICROELECTRONICS

93 / 111 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

93/111

PSD813F1A

Table 58. WRITE Timing (3V devices)

Note: 1. Any input used to select an internal PSD function.

2. In multiplexed mode, latched address generated from ADIO delay to address output on any port.

3. WR has the same timing as E, LDS, UDS, WRL, and WRH signals.

4. Assuming data is stable before active WRITE signal.

5. Assuming WRITE is active before data becomes valid.

6. TWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.

Table 59. Flash Program, WRITE and Erase Times (5V devices)

Note: 1. Programmed to all zero before erase.

2. The polling status, DQ7, is valid tQ7VQV time units before the data byte, DQ0-DQ7, is valid for reading.

Symbol

Parameter

Conditions

-15

-20

Unit

Min

Max

Min

Max

tLVLX

ALE or AS Pulse Width

tAVLX

Address Setup Time

(Note 1)

tLXAX

Address Hold Time

(Note 1)

tAVWL

Address Valid to Leading

Edge of WR

(Notes 1,3)

tSLWL

CS Valid to Leading Edge of WR

(Note 3)

tDVWH

WR Data Setup Time

(Note 3)

tWHDX

WR Data Hold Time

(Note 3)

810

tWLWH

WR Pulse Width

(Note 3)

tWHAX1

Trailing Edge of WR to Address Invalid

(Note 3)

tWHAX2

Trailing Edge of WR to DPLD Address Invalid

(Note 3,6)

tWHPV

Trailing Edge of WR to Port Output

Valid Using I/O Port Data Register

(Note 3)

tDVMV

Data Valid to Port Output Valid

Using Macrocell Register Preset/Clear

(Notes 3,5)

100

tAVPV

Address Input Valid to Address

Output Delay

(Note 2)

tWLMV

WR Valid to Port Output Valid Using

Macrocell Register Preset/Clear

(Notes 3,4)

100

Symbol

Parameter

Min.

Typ.

Max.

Unit

Flash Program

8.5

Flash Bulk Erase1 (pre-programmed)

330

Flash Bulk Erase (not pre-programmed)

tWHQV3

Sector Erase (pre-programmed)

tWHQV2

Sector Erase (not pre-programmed)

2.2

tWHQV1

Byte Program

1200

µs

Program / Erase Cycles (per Sector)

100,000

cycles

tWHWLO

Sector Erase Time-Out

100

µs

tQ7VQV

DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling)2

PSD813F1A bảng dữ liệu(PDF) 93 Page - STMicroelectronics

PSD813F1A bảng dữ liệu(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL