910GL datasheet(194/426 Pages) INTEL

194 / 426 page

Device 2 Function 1 (D2:F1) Configuration Registers

(Intel® 82915G/82915GV/82915GL/ 82910GL Only)

194

Datasheet

Address

Offset

Symbol

Default

Value

Access

48–50h

MCAPID

Mirror of Dev0 Capability Identification

51h

—

Reserved

—

52–53h

MGGC

Mirror of Dev0 GMCH Graphics Control

54–57h

MDEVENdev0f0

Mirror of Dev0 Device Enable

58–5Bh

—

Reserved

—

5C–5Fh

BSM

Base of Stolen Memory Register

07800000h

60–CFh

—

Reserved

0000h

—

D0–D1h

PMCAPID

Power Management Capabilities ID

0001h

D2–D3h

PMCAP

Power Management Capabilities

0022h

D4–D5h

PMCS

Power Management Control/Status

0000h

RO, R/W

D6–DFh

—

Reserved

—

E0–E1h

SWSMI

Software SMI

0000h

R/W

E2–FBh

—

Reserved

—

FC–FFh

ASLS

ASL Storage

00000000h

R/W

10.1

Device 2 Function 1 Configuration Register Details

(D2:F1)

10.1.1

VID2—Vendor Identification (D2:F1)

PCI Device:

Address Offset:

00h

Default Value:

8086h

Access:

Size:

16 bits

This register is a copy of Device 2, Function 0. It has the same Read, Write attributes as D2:F0. It

is implemented as common hardware with two access addresses.

10.1.2

DID2—Device Identification (D2:F1)

PCI Device:

Address Offset:

02h

Default Value:

2782h

Access:

Size:

16 bits

This register is unique in Device 2, Function 1 (the Device 2, Function 0 DID is separate). This

difference in Device ID is necessary for allowing distinct Plug and Play enumeration of function 1

when both function 0 and function 1 have the same class code.

910GL bảng dữ liệu(PDF) 194 Page - Intel Corporation

910GL bảng dữ liệu(HTML) 194 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL