| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
910GL bảng dữ liệu(PDF) 190 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL bảng dữ liệu(HTML) 190 Page - Intel Corporation |
|
190 / 426 page ![]() Integrated Graphics Device Registers (D2:F0) (Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only) R 190 Datasheet 9.1.30 PMCS—Power Management Control/Status (D2:F0) PCI Device: 2 Address Offset: D4h Default Value: 0000h Access: RO, R/W Size: 16 bits Bit Access & Default Description 15 RO 0b PME_Status: This bit is 0 to indicate that IGD does not support PME# generation from D3 (cold). 14:9 Reserved 8 RO 0b PME_En: This bit is 0 to indicate that PME# assertion from D3 (cold) is disabled. 7:2 Reserved 1:0 R/W 00b Power State: This field indicates the current power state of the IGD and can be used to set the IGD into a new power state. If software attempts to write an unsupported state to this field, the write operation must complete normally on the bus, but the data is discarded and no state change occurs. On a transition from D3 to D0 the graphics controller is optionally reset to initial values. Behavior of the graphics controller in supported states is detailed in the power management section. 00 = D0 (Default) 01 = D1 (Not Supported) 10 = D2 (Not Supported) 11 = D3 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |