910GL datasheet(134/426 Pages) INTEL

134 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

134

Datasheet

8.1.10

SBUSN1—Secondary Bus Number (D1:F0)

PCI Device:

Address Offset:

19h

Default Value:

00h

Access:

Size:

8 bits

This register identifies the bus number assigned to the second bus side of the “virtual” bridge i.e.

to PCI Express Graphics. This number is programmed by the PCI configuration software to allow

mapping of configuration cycles to PCI Express Graphics.

Bit

Access &

Default

Description

7:0

R/W

00h

Secondary Bus Number (BUSN): This field is programmed by configuration

software with the bus number assigned to PCI Express*-G.

8.1.11

SUBUSN1—Subordinate Bus Number (D1:F0)

PCI Device:

Address Offset:

1Ah

Default Value:

00h

Access:

R/W

Size:

8 bits

This register identifies the subordinate bus (if any) that resides at the level below PCI Express

Graphics. This number is programmed by the PCI configuration software to allow mapping of

configuration cycles to PCI Express Graphics.

Bit

Access &

Default

Description

7:0

R/W

00h

Subordinate Bus Number (BUSN): This register is programmed by

configuration software with the number of the highest subordinate bus that lies

behind the device 1 bridge. When only a single PCI device resides on the PCI

Express*-G segment, this register will contain the same value as the SBUSN1

910GL bảng dữ liệu(PDF) 134 Page - Intel Corporation

910GL bảng dữ liệu(HTML) 134 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL