SPMCK16Z4MPV16 datasheet(132/500 Pages) FREESCALE

132 / 500 page

SYSTEM INTEGRATION MODULE

M68HC16 Z SERIES

5-26

USER’S MANUAL

Both writes must occur before time-out in the order listed. Any number of instructions

can be executed between the two writes.

Watchdog clock rate is affected by the software watchdog prescale (SWP) bit and the

software watchdog timing (SWT[1:0]) field in SYPCR.

SWP determines system clock prescaling for the watchdog timer and determines that

one of two options, either no prescaling or prescaling by a factor of 512, can be select-

ed. The value of SWP is affected by the state of the MODCLK pin during reset, as

shown in Table 5-9. System software can change SWP value.

SWT[1:0] selects the divide ratio used to establish the software watchdog time-out

period.

The following equation calculates the time-out period for a slow reference frequency,

where fref is equal to the EXTAL crystal frequency.

The following equation calculates the time-out period for a fast reference frequency,

where fref is equal to the EXTAL crystal frequency.

The following equation calculates the time-out period for an externally input clock fre-

quency on both slow and fast reference frequency devices, when fsys is equal to the

system clock frequency.

Table 5-10 shows the divide ratio for each combination of SWP and SWT[1:0] bits.

When SWT[1:0] are modified, a watchdog service sequence must be performed be-

fore the new time-out period can take effect.

Table 5-9 MODCLK Pin and SWP Bit During Reset

MODCLK

SWP

0 (External Clock)

1 (

÷ 512)

1 (Internal Clock)

0 (

÷ 1)

Time-Out Period

Divide Ratio Specified by SWP and SWT[1:0]

ref

------------------------------------------------------------------------------------------------------------------------

Time-Out Period

128

() Divide Ratio Specified by SWP and SWT[1:0]

(

)

ref

--------------------------------------------------------------------------------------------------------------------------------------------

Time-Out Period

Divide Ratio Specified by SWP and SWT[1:0]

sys

------------------------------------------------------------------------------------------------------------------------

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV16 bảng dữ liệu(PDF) 132 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV16 bảng dữ liệu(HTML) 132 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL