SPMCK16Z4MPV16 datasheet(394/500 Pages) FREESCALE

394 / 500 page

M68HC16 Z SERIES

D-20

USER’S MANUAL

External memories are purchased with guaranteed access times on speed (in nano-

seconds). Table D-16 relates wait states selected by DSACK[3:0] to the memory de-

vice access time.

NOTE

Table D-16 assumes a system configuration that minimizes power

consumption and the number of chip-selects employed. Other ac-

cess techniques can provide the same access times with slower

memory devices, but require more chip-selects to be used and will

subsequently increase system power consumption.

Table D-15 DSACK Field Encoding

DSACK[3:0]

Clock Cycles Required

Per Access

Wait States Inserted

Per Access

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1100

1101

1110

Fast Termination

1111

—

External DSACK

Table D-16 Memory Access Times at 16.78, 20.97, and 25.17 MHz

Speed

tcyc

Fast Termination Access Time

0 Wait State

1 Wait State

16.78 MHz

62.5 ns

30.0 ns

95.0 ns

155.0 ns

20.97 MHz

50.0 ns

20.0 ns

70.0 ns

120.0 ns

25.17 MHz

40.0 ns

15.0 ns

55.0 ns

95.0 ns

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

SPMCK16Z4MPV16 bảng dữ liệu(PDF) 394 Page - Freescale Semiconductor, Inc

SPMCK16Z4MPV16 bảng dữ liệu(HTML) 394 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL