PC912XDP512F0CFVR datasheet(840/1348 Pages) FREESCALE

840 / 1348 page

Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

842

Freescale Semiconductor

22.3.2.20 Port T Reduced Drive Register (RDRT)

Read: Anytime.

Write: Anytime.

This register configures the drive strength of each port T output pin as either full or reduced. If the port is

used as input this bit is ignored.

22.3.2.21 Port T Pull Device Enable Register (PERT)

Read: Anytime.

Write: Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input.

This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

76543210

RDRT7

RDRT6

RDRT5

RDRT4

RDRT3

RDRT2

RDRT1

RDRT0

Reset

00000000

Figure 22-22. Port T Reduced Drive Register (RDRT)

Table 22-24. RDRT Field Descriptions

Field

Description

7–0

RDRT[7:0]

Reduced Drive Port T

0 Full drive strength at output.

1 Associated pin drives at about 1/6 of the full drive strength.

76543210

PERT7

PERT6

PERT5

PERT4

PERT3

PERT2

PERT1

PERT0

Reset

00000000

Figure 22-23. Port T Pull Device Enable Register (PERT)

Table 22-25. PERT Field Descriptions

Field

Description

7–0

PERT[7:0]

Pull Device Enable Port T

0 Pull-up or pull-down device is disabled.

1 Either a pull-up or pull-down device is enabled.

PC912XDP512F0CFVR bảng dữ liệu(PDF) 840 Page - Freescale Semiconductor, Inc

PC912XDP512F0CFVR bảng dữ liệu(HTML) 840 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL