| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DSM2180F3 bảng dữ liệu(PDF) 26 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
DSM2180F3 bảng dữ liệu(HTML) 26 Page - STMicroelectronics |
|
26 / 63 page ![]() Obsolete Product(s) - Obsolete Product(s) DSM2180F3 26/63 The DPLD performs address decoding, and gen- erates select signals for internal and external com- ponents, such as memory, registers, and I/O ports. The DPLD can generates External Chip Select (ECS0-ECS2) signals on Port D. The CPLD can be used for logic functions, such as loadable counters and shift registers, state ma- chines, and encoding and decoding logic. These logic functions can be constructed using the 16 Output Macrocells (OMC), 16 Input Macrocells (IMC), and the AND Array. The AND Array is used to form product terms. These product terms are configured from the logic definition entered in PSDsoft Express. An Input Bus consisting of 64 signals is connected to the PLDs. Input signals are shown in Table 9. Turbo Bit. The PLDs in the device can minimize power consumption by switching off when inputs remain unchanged for an extended time of about 70 ns. Resetting the Turbo bit to 0 (Bit 3 of the PMMR0 register) automatically places the PLDs into standby if no inputs are changing. Turning the Turbo mode off increases propagation delays while reducing power consumption. Additionally, five bits are available in the PMMR registers in csiop to block DSP control signals from entering the PLDs. This reduces power consumption and can be used only when these DSP control signals are not used in PLD logic equations. Each of the two PLDs has unique characteristics suited for its applications. They are described in the following sections. Figure 13. PLD Diagram 8 Input Macrocell and Input Ports Direct Macrocell Input to MCU Data Bus CSIOP Select DECODE PLD (DPLD) PAGE REGISTER External Chip Selects to PORT D JTAG Select CPLD PT ALLOC. Macrocell Alloc. MCELLAB MCELLBC Direct Macrocell Access from MCU Data Bus 16 Input Macrocell (PORT B,C) 16 Output Macrocell Flash Memory Selects 3 PORT D Inputs to PORT B to PORT B or C Data Bus 8 8 8 1 3 1 64 16 64 16 Output Macrocell Feedback AI04900B |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |