STA015 datasheet(35/56 Pages) STMICROELECTRONICS

tên linh kiện	STA015

Giải thích chi tiết về linh kiện	MPEG 2.5 LAYER III AUDIO DECODER WITH ADPCM CAPABILITY

PDF	56 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

35 / 56 page

Obsolete

Product(s)

- Obsolete

Product(s)

35/56

STA015

Address: 0x67, 0x68, 0x69 (103 - 104 - 105)

Type: RO

Software Reset: 0x00

Hardware Reset: 0x00

The three registers are considered logically concatenated and compose the Global Frame Counter as de-

scribed in the table.

It is updated at every decoded MPEG Frame. The registers are reset on both hardware and software reset.

AVERAGE_BITRATE

Address: 0x6A (106)

Type: RO

Software Reset: 0x00

Hardware Reset: 0x00

AVERAGE_BITRATE is a read-only register and it contains the average bitrate of the incoming bitstream

divided by two.

The value is rounded with an accuracy of 1 Kbit/sec.

SOFTVERSION

Address: 0x71 (113)

Type: RO

After the STA015 boot, this register contains the version code of the embedded software.

RUN

Address: 0x72 (114)

Type: RW

Software Reset: 0x00

Hardware Reset: 0x00

Setting this register to 1, STA015 leaves the idle state, starting the decoding process.

The Microcontroller is allowed to set the RUN flag, once all the control registers have been initialized.

MSB

LSB

AB7

AB6

AB5

AB4

AB3

AB2

AB1

AB0

MSB

LSB

SV7

SV6

SV5

SV4

SV3

SV2

SV1

SV0

MSB

LSB

XXXX

RUN

STA015 bảng dữ liệu(PDF) 35 Page - STMicroelectronics

STA015 bảng dữ liệu(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL