PCF2123TS datasheet(24/55 Pages) NXP

24 / 55 page

PCF2123_2

Product data sheet

Rev. 02 — 4 December 2009

24 of 55

NXP Semiconductors

PCF2123

SPI Real time clock/calendar

9.9 Interrupt output

An active LOW interrupt signal is available at pin INT. Operation is controlled via the bits

of register Control_2. Interrupts may be sourced from four places: second and minute

timer, countdown timer, alarm function or offset function.

With bit TI_TP, the timer generated interrupts can be conﬁgured to either generate a pulse

or to follow the status of the interrupt ﬂags (bits TF and MSF). Correction interrupt pulses

are always 1

⁄

128 second long. Alarm interrupts always follow the condition of AF.

Remark: Note that the interrupts from the four sources are wired-OR, meaning they will

mask one another (see Figure 17).

9.9.1 Minute and second interrupts

The pulse generator for the minute and second interrupt operates from an internal 64 Hz

clock and consequently generates a pulse of 1

⁄

64 second in duration.

When bits SI, MI, TIE, AIE and CIE are all disabled, pin INT will remain high-impedance.

Fig 17. Interrupt scheme

001aai555

SECONDS COUNTER

MSF: MINUTE

SECOND FLAG

CLEAR

SET

PULSE

GENERATOR 1

CLEAR

TRIGGER

MINUTES COUNTER

COUNTDOWN COUNTER

from interface:

clear MSF

to interface:

read MSF

AF: ALARM

FLAG

CLEAR

SET

to interface:

read AF

TF: TIMER

CLEAR

SET

PULSE

GENERATOR 2

CLEAR

TRIGGER

TIE

INT

from interface:

clear TF

from interface:

clear AF

set alarm

flag, AF

offset circuit: add/substract

1/64 Hz pulse

to interface:

read TF

TI_TP

AIE

E.G.AIE

PULSE

GENERATOR 3

CLEAR

TRIGGER

CIE

from interface:

set CIE

PCF2123TS bảng dữ liệu(PDF) 24 Page - NXP Semiconductors

PCF2123TS bảng dữ liệu(HTML) 24 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

bảng dữ liệu tải về

Link URL