P89LPC970FDH datasheet(9/66 Pages) NXP

9 / 66 page

P89LPC97X_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 April 2010

9 of 66

NXP Semiconductors

P89LPC970/971/972

8-bit microcontroller with accelerated two-clock 80C51 core

[1]

Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

P1.7/T3EX/MOSI

I/O

P1.7 — Port 1 bit 7. High current source.

T3EX — Timer/counter 3 external capture input.

I/O

MOSI — SPI master out slave in. When configured as master, this pin is output;

when configured as slave, this pin is input (pin remap).

P3.0 to P3.1

I/O

Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset

Port 3 latches are configured in the input-only mode with the internal pull-up

disabled. The operation of Port 3 pins as inputs and outputs depends upon the port

configuration selected. Each port pin is configured independently. Refer to Section

7.16.1 “Port configurations” and Table 11 “Static characteristics” for details.

All pins have Schmitt trigger inputs.

Port 3 also provides various special functions as described below:

P3.0/XTAL2/

CLKOUT

7I/O

P3.0 — Port 3 bit 0.

XTAL2 — Output from the oscillator amplifier (when a crystal oscillator option is

selected via the flash configuration.

CLKOUT — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6).

It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or

external clock input, except when XTAL1/XTAL2 are used to generate clock source

for the RTC/system timer.

P3.1/XTAL1

I/O

P3.1 — Port 3 bit 1.

XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when

selected via the flash configuration). It can be a port pin if internal RC oscillator or

watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not

used to generate the clock for the RTC/system timer.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 3.

Pin description …continued

Symbol

Type

Description

DIP20,

TSSOP20

P89LPC970FDH bảng dữ liệu(PDF) 9 Page - NXP Semiconductors

P89LPC970FDH bảng dữ liệu(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL