ADP1864AUJZ-R7 datasheet(37/75 Pages) AD

37 / 75 page

ADSP-BF506F EZ-KIT Lite Evaluation System Manual

2-3

ADSP-BF506F EZ-KIT Lite Hardware Reference

is configurable over the 2-wire interface (TWI) signals. Refer to the

power-on-self test (POST) example in the ADSP-BF506F installation

directory of VisualDSP++ for information on how to set up the TWI

interface.

The core voltage and clock rate can be set up on the fly by the processor.

The input clock is 25 MHz. The default boot mode for the processor is

SPI flash boot. See “Boot Mode Select Switch (SW2)” for information on

how to change the default boot mode.

Programmable Flags

The processor has 35 general-purpose input/output (GPIO) signals spread

across three ports (PF, PG, and PH). The pins are multi-functional and

depend on the ADSP-BF506F processor setup. The following tables show

how the programmable flag pins are used on the EZ-KIT Lite.

• PF programmable flag pins – Table 2-1

PG programmable flag pins – Table 2-2

PH programmable flag pins – Table 2-3

Table 2-1. Port F Programmable Flag Connections

Processor Pin

Other Processor Function

EZ-KIT Lite Function

PF0

TSCLK0/UA0_RX_ALT/TMR6/

CUD0

Default: LED0

Land grid array, expansion interface II

PF1

RSCLK0/UA0_TX_ALT/TMR5/

CDG0

Default: LED1

Land grid array, expansion interface II

PF2

DT0PRI/PWM0_BH/PPI_D8/

CZM0

Default: LED2

Land grid array, expansion interface II

PF3

TFS0/PWM0_BL/PPI_D9/

CDG0

Default: PB0

Land grid array, expansion interface II

ADP1864AUJZ-R7 bảng dữ liệu(PDF) 37 Page - Analog Devices

ADP1864AUJZ-R7 bảng dữ liệu(HTML) 37 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL