| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMX320C6720RFP300 bảng dữ liệu(PDF) 89 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMX320C6720RFP300 bảng dữ liệu(HTML) 89 Page - Texas Instruments |
|
89 / 118 page ![]() TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point Digital Signal Processors www.ti.com SPRS370E – SEPTEMBER 2006 – REVISED JULY 2008 Table 4-32. Additional(1) SPI Slave Timings, 4-Pin Enable Option(2)(3) NO. MIN MAX UNIT Polarity = 0, Phase = 0, P – 10 3P + 15 from SPIx_CLK falling Polarity = 0, Phase = 1, –0.5tc(SPC)M + P – 10 –0.5tc(SPC)M + 3P + 15 Delay from final from SPIx_CLK falling 24 td(SPC_ENAH)S SPIx_CLK edge to slave ns Polarity = 1, Phase = 0, deasserting SPIx_ENA. P – 10 3P + 15 from SPIx_CLK rising Polarity = 1, Phase = 1, –0.5tc(SPC)M + P – 10 –0.5tc(SPC)M + 3P + 15 from SPIx_CLK rising (1) These parameters are in addition to the general timings for SPI slave modes (Table 4-28). (2) P = SYSCLK2 period (3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes. Table 4-33. Additional(1) SPI Slave Timings, 4-Pin Chip Select Option(2)(3) NO. MIN MAX UNIT Required delay from SPIx_SCS asserted at slave to first 25 td(SCSL_SPC)S P ns SPIx_CLK edge at slave. Polarity = 0, Phase = 0, 0.5tc(SPC)M + P + 10 from SPIx_CLK falling Polarity = 0, Phase = 1, P + 10 Required delay from final from SPIx_CLK falling 26 td(SPC_SCSH)S SPIx_CLK edge before ns Polarity = 1, Phase = 0, SPIx_SCS is deasserted. 0.5tc(SPC)M + P + 10 from SPIx_CLK rising Polarity = 1, Phase = 1, P + 10 from SPIx_CLK rising Delay from master asserting SPIx_SCS to slave driving 27 tena(SCSL_SOMI)S P + 15 ns SPIx_SOMI valid Delay from master deasserting SPIx_SCS to slave 3-stating 28 tdis(SCSH_SOMI)S P + 15 ns SPIx_SOMI (1) These parameters are in addition to the general timings for SPI slave modes (Table 4-28). (2) P = SYSCLK2 period (3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes. Submit Documentation Feedback Peripheral and Electrical Specifications 89 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |