PAM1707BZKB4 datasheet(97/155 Pages) TI

97 / 155 page

AM1705

www.ti.com

SPRS657A – FEBRUARY 2010 – REVISED APRIL 2010

Table 6-50. General Timing Requirements for SPI0 Slave Modes(1)

No.

PARAMETER

MIN

MAX

UNIT

greater of 2P or

tc(SPC)S

Cycle Time, SPI0_CLK, All Slave Modes

256P

20 ns

tw(SPCH)S

Pulse Width High, SPI0_CLK, All Slave Modes

tw(SPCL)S

Pulse Width Low, SPI0_CLK, All Slave Modes

Polarity = 0, Phase = 0,

to SPI0_CLK rising

Polarity = 0, Phase = 1,

Setup time, transmit data written to SPI

to SPI0_CLK rising

tsu(SOMI_SPC)S

before initial clock edge from master.(2)

Polarity = 1, Phase = 0,

(3)

to SPI0_CLK falling

Polarity = 1, Phase = 1,

to SPI0_CLK falling

Polarity = 0, Phase = 0,

18.5

from SPI0_CLK rising

Polarity = 0, Phase = 1,

18.5

Delay, subsequent bits valid on

from SPI0_CLK falling

td(SPC_SOMI)S

SPI0_SOMI after transmit edge of

Polarity = 1, Phase = 0,

SPI0_CLK

18.5

from SPI0_CLK falling

Polarity = 1, Phase = 1,

18.5

from SPI0_CLK rising

Polarity = 0, Phase = 0,

0.5tc(SPC)S -3

from SPI0_CLK falling

Polarity = 0, Phase = 1,

0.5tc(SPC)S -3

from SPI0_CLK rising

Output hold time, SPI0_SOMI valid afte

toh(SPC_SOMI)S

receive edge of SPI0_CLK

Polarity = 1, Phase = 0,

0.5tc(SPC)S -3

from SPI0_CLK rising

Polarity = 1, Phase = 1,

0.5tc(SPC)S -3

from SPI0_CLK falling

Polarity = 0, Phase = 0,

to SPI0_CLK falling

Polarity = 0, Phase = 1,

to SPI0_CLK rising

Input Setup Time, SPI0_SIMO valid

tsu(SIMO_SPC)S

before receive edge of SPI0_CLK

Polarity = 1, Phase = 0,

to SPI0_CLK rising

Polarity = 1, Phase = 1,

to SPI0_CLK falling

Polarity = 0, Phase = 0,

from SPI0_CLK falling

Polarity = 0, Phase = 1,

from SPI0_CLK rising

Input Hold Time, SPI0_SIMO valid after

tih(SPC_SIMO)S

receive edge of SPI0_CLK

Polarity = 1, Phase = 0,

from SPI0_CLK rising

Polarity = 1, Phase = 1,

from SPI0_CLK falling

(1)

P = SYSCLK2 period

(2)

First bit may be MSB or LSB depending upon SPI configuration. SO(0) refers to first bit and SO(n) refers to last bit output on

SPI0_SOMI. SI(0) refers to the first bit input and SI(n) refers to the last bit input on SPI0_SIMO.

(3)

Measured from the termination of the write of new data to the SPI module, In analyzing throughput requirements, additional internal bus

cycles must be accounted for to allow data to be written to the SPI module by the CPU.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): AM1705

PAM1707BZKB4 bảng dữ liệu(PDF) 97 Page - Texas Instruments

PAM1707BZKB4 bảng dữ liệu(HTML) 97 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL