DM9161_08 datasheet(29/50 Pages) DAVICOM

29 / 50 page

DM9161

10/100 Mbps Fast Ethernet Physical Layer TX/FX Single Chip Transceiver

Final

Version: DM9161-DS-F05

September 10, 2008

1=Enable

0=Disable

16.8

RMII_Enable

(Pin#36), RW Reduced MII Enable

Select normal MII or reduced MII. The value of the RMII pin(36) is

latched into this bit at power-up/reset

0 = Normal MII

1 = Enable Reduced MII

16.7

F_LINK_100

0, RW

Force Good Link in 100Mbps

0 = Normal 100Mbps operation

1 = Force 100Mbps good link status

This bit is useful for diagnostic purposes

16.6

SPLED_CTL

0, RW

Speed LED Disable

0 = Normal SPEEDLED output to indicate speed status

1 = Disable SPEEDLED output and enable SD signal monitor (for

internal debug). When this bit is set, it controls the SPEEDLED as

100BASE-X SD signal output .For debug only

16.5

COLLED_CTL

0, RW

Collision LED Enable

0 = FDX/COLLED output is configured to indicate Full/half duplex

status

1 = FDX/COLLED output is configured to indicate

Full-duplex/Collision status

16.4

RPDCTR-EN

1, RW

Reduced Power Down Control Enable

This bit is used to enable automatic reduced power down

0 = Disable automatic reduced power down

1 = Enable automatic reduced power down

16.3

SMRST

0, RW

Reset State Machine

When writes 1 to this bit, all state machines of PHY will be reset.

This bit is self-clear after reset is completed

16.2

MFPSC

0, RW

MF Preamble Suppression Control

MII frame preamble suppression control bit

1 = MF preamble suppression bit on

0 = MF preamble suppression bit off

16.1

SLEEP

0, RW

Sleep Mode

Writing an 1 to this bit will cause PHY entering the Sleep mode and

power down all circuit except oscillator and clock generator circuit.

When waking up from Sleep mode (write this bit to 0), the

configuration will go back to the state before sleep; but the state

machine will be reset

16.0

RLOUT

0, RW

Remote Loopout Control

When this bit is set to 1, the received data will loop out to the

transmit channel. This is useful for bit error rate testing

DM9161 bảng dữ liệu(PDF) 29 Page - Davicom Semiconductor, Inc.

DM9161 bảng dữ liệu(HTML) 29 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL