ATmega64A datasheet(304/392 Pages) ATMEL

304 / 392 page

304

8160C–AVR–07/09

ATmega64A

A: Load Command “0001 0001”.

G: Load Address High Byte (0x00 - 0xFF).

B: Load Address Low Byte (0x00 - 0xFF).

C: Load Data (0x00 - 0xFF).

E: Latch data (give PAGEL a positive pulse).

K: Repeat 3 through 5 until the entire buffer is filled.

L: Program EEPROM page

Set BS1 to “0”.

Give WR a negative pulse. This starts programming of the EEPROM page. RDY/BSY

goes low.

Wait until to RDY/BSY goes high before programming the next page.

(See Figure 27-4 for signal waveforms.)

Figure 27-4. Programming the EEPROM Waveforms

27.6.6

Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to “Programming the Flash” on

page 301 for details on Command and Address loading):

A: Load Command “0000 0010”.

G: Load Address High Byte (0x00 - 0xFF).

B: Load Address Low Byte (0x00 - 0xFF).

Set OE to “0”, and BS1 to “0”. The Flash word low byte can now be read at DATA.

Set BS to “1”. The Flash word high byte can now be read at DATA.

Set OE to “1”.

27.6.7

Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to “Programming the Flash”

on page 301 for details on Command and Address loading):

RDY/BSY

RESET +12V

PAGEL

BS2

0x11

ADDR. HIGH

DATA

ADDR. LOW

DATA

ADDR. LOW

DATA

XA1

XA0

BS1

XTAL1

ATmega64A bảng dữ liệu(PDF) 304 Page - ATMEL Corporation

ATmega64A bảng dữ liệu(HTML) 304 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL