ATmega64A datasheet(199/392 Pages) ATMEL

199 / 392 page

199

8160C–AVR–07/09

ATmega64A

Receiver will generate a parity value for the incoming data and compare it to the UPMn0 setting.

If a mismatch is detected, the UPEn flag in UCSRnB will be set.

• Bit 3 – USBSn: Stop Bit Select

This bit selects the number of stop bits to be inserted by the Transmitter. The Receiver ignores

this setting.

• Bit 2:1 – UCSZn1:0: Character Size

The UCSZn1:0 bits combined with the UCSZn2 bit in UCSRnB sets the number of data bits

(Character Size) in a frame the Receiver and Transmitter use.

• Bit 0 – UCPOLn: Clock Polarity

This bit is used for synchronous mode only. Write this bit to zero when asynchronous mode is

used. The UCPOLn bit sets the relationship between data output change and data input sample,

and the synchronous clock (XCK).

Table 20-9.

UPM Bits Settings

UPMn1

UPMn0

Parity Mode

Disabled

Reserved

Enabled, Even Parity

Enabled, Odd Parity

Table 20-10. USBS Bit Settings

USBSn

Stop Bit(s)

01-bit

12-bit

Table 20-11. UCSZ Bits Settings

UCSZn2

UCSZn1

UCSZn0

Character Size

5-bit

6-bit

7-bit

8-bit

Reserved

9-bit

Table 20-12. UCPOL Bit Settings

UCPOLn

Transmitted Data Changed

(Output of TxD Pin)

Received Data Sampled

(Input on RxD Pin)

Rising XCK Edge

Falling XCK Edge

Rising XCK Edge

ATmega64A bảng dữ liệu(PDF) 199 Page - ATMEL Corporation

ATmega64A bảng dữ liệu(HTML) 199 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL