ATmega165 datasheet(63/336 Pages) ATMEL

63 / 336 page

ATmega165/V

2573G–AVR–07/09

• OC1A/PCINT13, Bit 5

OC1A, Output Compare Match A output: The PB5 pin can serve as an external output

for the Timer/Counter1 Output Compare A. The pin has to be configured as an output

(DDB5 set (one)) to serve this function. The OC1A pin is also the output pin for the PWM

mode timer function.

PCINT13, Pin Change Interrupt Source 13: The PB5 pin can serve as an external inter-

rupt source.

• OC0A/PCINT12, Bit 4

OC0A, Output Compare Match A output: The PB4 pin can serve as an external output

for the Timer/Counter0 Output Compare A. The pin has to be configured as an output

(DDB4 set (one)) to serve this function. The OC0A pin is also the output pin for the PWM

mode timer function.

PCINT12, Pin Change Interrupt Source 12: The PB4 pin can serve as an external inter-

rupt source.

• MISO/PCINT11 – Port B, Bit 3

MISO: Master Data input, Slave Data output pin for SPI. When the SPI is enabled as a

Master, this pin is configured as an input regardless of the setting of DDB3. When the

SPI is enabled as a Slave, the data direction of this pin is controlled by DDB3. When the

pin is forced to be an input, the pull-up can still be controlled by the PORTB3 bit.

PCINT11, Pin Change Interrupt Source 11: The PB3 pin can serve as an external inter-

rupt source.

• MOSI/PCINT10 – Port B, Bit 2

MOSI: SPI Master Data output, Slave Data input for SPI. When the SPI is enabled as a

Slave, this pin is configured as an input regardless of the setting of DDB2. When the SPI

is enabled as a Master, the data direction of this pin is controlled by DDB2. When the pin

is forced to be an input, the pull-up can still be controlled by the PORTB2 bit.

PCINT10, Pin Change Interrupt Source 10: The PB2 pin can serve as an external inter-

rupt source.

• SCK/PCINT9 – Port B, Bit 1

SCK: Master Clock output, Slave Clock input pin for SPI. When the SPI is enabled as a

Slave, this pin is configured as an input regardless of the setting of DDB1. When the SPI

is enabled as a Master, the data direction of this pin is controlled by DDB1. When the pin

is forced to be an input, the pull-up can still be controlled by the PORTB1 bit.

PCINT9, Pin Change Interrupt Source 9: The PB1 pin can serve as an external interrupt

source.

•SS/PCINT8 – Port B, Bit 0

SS: Slave Port Select input. When the SPI is enabled as a Slave, this pin is configured

as an input regardless of the setting of DDB0. As a Slave, the SPI is activated when this

pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is

controlled by DDB0. When the pin is forced to be an input, the pull-up can still be con-

trolled by the PORTB0 bit

PCINT8, Pin Change Interrupt Source 8: The PB0 pin can serve as an external interrupt

source.

ATmega165 bảng dữ liệu(PDF) 63 Page - ATMEL Corporation

ATmega165 bảng dữ liệu(HTML) 63 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL